

GOVERNMENT
GRANT
IN-33-CR
51763
P-142

THE UNIVERSITY OF MICHIGAN

COLLEGE OF ENGINEERING
Department of Atmospheric, Oceanic and Space Sciences
Space Physics Research Laboratory

Advanced Langmuir Probe

FINAL REPORT

(NASA-CR-180084) ADVANCED LANGMUIR PROBE
(LP) Final Report (Michigan Univ.) 142 p
CSCL 09A

N92-11284

Unclas
G3/33 0051763

Prepared on behalf of the project by:

N. R. Voronka
B. P. Block
G. R. Carignan



Under Contract with:
National Aeronautics and Space Administration
Goddard Space Flight Center
Grant No. NAG5-419
Greenbelt Maryland 20771

Final Project Report

Advanced Langmuir Probe

Grant No. NAG5-419

Prepared by:

N. R. Voronka
B. P. Block
G. R. Carignan

Space Physics Research Laboratory
University of Michigan
Ann Arbor, Michigan 48109-2143

TABLE OF CONTENTS

- I. Introduction
- II. Summary of Project Activities
- III. References
 - 1. An Analytic and Experimental Study of Variable Gain Langmuir Probe Amplifier Circuits (July 28, 1983)
 - 2. Report on the Implementation and Performance of an Improved Langmuir Probe Amplifier (February 13, 1986)
 - 3. Report on the Implementation of a Dedicated Processor for the Advanced Langmuir Probe. (June 4, 1987)
 - 4. Report on the Implementation of a High Frequency Switching Power Converter for the Advanced Langmuir Probe (September 18, 1990)

Final Project Report

Advanced Langmuir Probe

Grant No. NAG5-419

Prepared by:

N. R. Voronka
B. P. Block
G. R. Carignan

Space Physics Research Laboratory
University of Michigan
Ann Arbor, Michigan 48109-2143

TABLE OF CONTENTS

- I. Introduction
- II. Summary of Project Activities
- III. References
 - 1. An Analytic and Experimental Study of Variable Gain Langmuir Probe Amplifier Circuits (July 28, 1983)
 - 2. Report on the Implementation and Performance of an Improved Langmuir Probe Amplifier (February 13, 1986)
 - 3. Report on the Implementation of a Dedicated Processor for the Advanced Langmuir Probe. (June 4, 1987)
 - 4. Report on the Implementation of a High Frequency Switching Power Converter for the Advanced Langmuir Probe (September 18, 1990)

Introduction

For more than two decades, the staff of the Space Physics Research Laboratory (SPRL) has collaborated with the Goddard Space Flight Center (GSFC) in the design and implementation of Langmuir Probes (LP). This program of probe development under the direction of Larry Brace of GSFC has evolved methodically with innovations to: improve measurement precision, increase the speed of measurement, and reduce the weight, size, power consumption and data rate of the instrument.

During the course of probe development of the Pioneer Venus and Dynamics Explorer systems, it was determined that the speed of the electrometer, which is the basic detector of the LP, was the rate determining component of the instrument. Under NASA Contract NAS5-27305 an in depth study of electrometer response was done, which resulted in a list of recommendations to improve the speed of the electrometer without sacrificing any precision. Under this contract, these improvements were to be implemented, and the characteristics of the modified electrometer were to be measured. To further increase the speed of measurements, the measurement algorithm was to be modified. The implementation of these changes was to be realized in a configuration of reduced size, weight, and power. All of these improvements characterize the Advanced Langmuir Probe (ALP).

Summary of Project Activities

The report by J. Dittmar and A. Macnee proposed techniques to improve the speed and accuracy of the LP MK-2 pre-amplifier. Based on these recommendations, a laboratory model was constructed using components and techniques that are directly applicable to a flight program. The amplifier's performance was studied and it was concluded that the new amplifier had improved step-input settling times, recovery from range changes and recovery from saturation. The worst case settling time of the pre-amplifier was improved by nearly an order of magnitude.

The next phase of this study was the development and implementation of the improved measurement algorithm. This five-point algorithm was a significant improvement over the algorithms used on Pioneer Venus and Dynamics Explorer. Through the use of a microprocessor, this algorithm was implemented to reduce measurement time and required data rate, thereby increasing temporal resolution of the instrument. A dedicated processor system based on the Harris 80C86 was developed which produces the voltage applied to the probe and measures the resultant probe current.

The measurement algorithms were implemented and tested under a real-time executive (Ready Systems VRTX). Also, application software was written to allow the graphical display of acquired data. The graphic display of the V-A function allowed easy evaluation of the five-point algorithm and the accuracy of the plasma simulators.

The electrometers designed and implemented at SPRL are floating atop the applied voltage to simplify the circuitry that generates this voltage. However, this exacerbates the problem of switching power converter noise in the measurement. In this study, the problem was solved by increasing the frequency of the power converter so that its fundamental frequency was outside the response bandwidth of the current amplifier. When simulated plasma measurements were made, dramatic improvements resulted.

The last phase of this study began the development of flight electronics to test the above improvements on a sounding rocket. In addition to the ALP, these electronics will support an additional instrument. The Solar Flux Monitor (SFM) is an instrument that will be used to measure Extreme Ultraviolet Radiation, and is being developed by Dr. Walter Hoegy and Larry Brace of GSFC. Since measurements with the SFM require an applied voltage and produce a current output in similar ranges as the ALP, the measurement electronics for the SFM will be derived closely from the work performed during this study. This effort is being continued on NASA Contract NAG5-1691.

—

BLOCK

UNIVERSITY OF MICHIGAN
SPACE PHYSICS RESEARCH LABORATORY
July 28, 1983

MEMO TO: G. R. Carignan
FROM: James Dittmar and Alan Macnee
SUBJECT: An Analytic and Experimental Study of Variable Gain
Langmuir Probe Amplifier Circuits

SUMMARY

The dynamic response of the MK-2 version of the Langmuir probe amplifier has been studied. The settling time of the step response is increased by:

- 1) stray node-to-ground capacitance at series connections between high value feedback resistors;
- 2) input capacitances due to the input cable, FET switches, and input source follower.

Step response measurements show that the MK-2 circuit was inadequately compensated for stray and input capacitances. On the highest gain setting, the response was underdamped, showing 96 percent overshoot, and a settling time of 1 millisecond.

The stray node-to-ground capacitances can be reduced to tolerable levels by elevating the string of feedback resistors above the printed circuit board. This isolates the series connections from ground paths. Under these conditions, a frequency response having Butterworth characteristics was achieved, with no compensating components. The 90 percent rise time was about 200 microseconds at the highest gain setting. (The input cable capacitance was 12 picofarads.)

A new feedback network was considered, with promising results. The design uses resistances having much lower nominal values, thereby minimizing the ^leffect of stray capacitances. The measured rise time at the highest gain setting was 200 microseconds, which is the same result achieved for the elevated resistor case. (The same printed circuit board was used, and the input cable capacitance was 12 picofarads.)

Still faster settling times can be achieved by using an operational amplifier having a higher gain-bandwidth product. The rise time was reduced to 77 microseconds by substituting an operational amplifier having a 6.0 MHz gain-bandwidth product into the redesigned circuit.

The basic MK-2 amplifier is shown in Figure 1, and the step response measurements made are summarized in Table 1. Two versions of the new feedback design are shown in Figures 2 and 3, and the measurements made are summarized in Table 2. The analytical expressions for selecting the compensation components, and for predicting the step response rise times are summarized in Table 3.

ANALYSIS

The basic Langmuir probe amplifier is shown in Figure 1. Using feedback analysis, the forward transfer impedance, z_{ft} , is approximately:

$$z_{ft} = \frac{v_o}{i_{in}} = \frac{\frac{-\alpha R_f}{(\frac{s}{a} + 1)(\frac{s}{g} + 1)}}{1 + \frac{\alpha R_f (\frac{s}{f} + 1)(\frac{s}{x} + 1)}{(\frac{s}{a} + 1)(\frac{s}{g} + 1)(\frac{s}{c} + 1)R_f}}$$

where α is the open loop voltage gain of the operational amplifier, and

$$\frac{1}{g} = R_f (C_{in} + C_f)$$

$$C_{in} = C_{amplifier} + C_{cable}$$

$$\frac{1}{f} = R_f C_f$$

$$\frac{1}{c} = R_c (C_x + C_c)$$

$$\frac{1}{a} = \frac{\alpha}{2\pi GB}$$

$$\text{and, } \frac{1}{x} = R_c C_x$$

The gain-bandwidth product of the operational amplifier is GB, and C_{in} is the total input capacitance from the input cable, FET switches, and input source follower.

In the MK-2 circuit, $\frac{1}{c}$ is adjusted to equal $\frac{1}{f}$. Cancelling terms, and simplifying:

$$x_{ft} = \frac{-\alpha R_f ag}{s^2 + (a + g + \frac{\alpha ag}{x}) s + \alpha ag}$$

The $\frac{1}{x}$ term can be adjusted to compensate for input capacitance, providing $c_x \ll c_c$ so that the $\frac{1}{f}$ term will still cancel the $\frac{1}{c}$ term. Conversely, if the composite FET - operational amplifier is unstable as a voltage follower, C_x must be large enough to prevent oscillation on the low gain settings.

For a step response having minimum rise time and /no overshoot, (Thomson response), the following relationship exists:

$$s^2 + (a + g + \frac{\alpha ag}{x}) s + \alpha ag = s^2 + 2\sqrt{3} w_o s + 4w_o^2$$

where w_o is the imaginary part of the complex conjugate roots. Equating terms, and solving for the compensation time constant, $\frac{1}{x}$,

$$\frac{1}{x} = \frac{\sqrt{3 ag - (a + g)}}{\alpha ag} \approx \sqrt{\frac{3}{\alpha ag}}$$

For a Butterworth response, the result is:

$$\frac{1}{x} \approx \sqrt{\frac{2}{\alpha ag}}$$

The most favorable response is obtained by a design in between the Thomson and Butterworth designs.

The above analysis neglects stray node-to-ground capacitances, so it cannot be strictly applied to the MK-2 circuit. (It can be applied if the feedback resistors are isolated from ground paths, so that the stray node-to-ground capacitances are reduced to much lower proportions.) However, it can be used to solve for a minimum value for the compensating capacitor, C_x . For example, using the Butterworth criterion, if $C_{in} = 26$ pf, $C_c = 18$ nf, $C_f = 0.1$ pf, $R_f = 1$ giga-ohm, $GB = 1.35$ MHz, and $R_c = 11.3$ k-ohms, then $\frac{1}{x} = 78.4$ microseconds, and $C_x = 1/xR_c = 6.94$ nf. The inequality, $C_x \ll C_c$, is not met, and the circuit cannot be completely compensated for input capacitance by adjusting C_x .

NEW DESIGN

Alternatives to the MK-2 feedback circuit are shown in Figures 2 and 3. Because the feedback resistors are lower in value, and lumped, the problem of stray capacitance is greatly reduced. The circuit can be compensated for input capacitance by C_f in parallel with R_f , or by C_x in parallel with R_c . For the lower gain settings, C_f should be used to insure the stability of the amplifier. For the highest gain setting, C_x is preferred, because its value will be more practical, and easier to trim, than the corresponding C_f .

The analysis for this circuit is similar to the analysis for the MK-2 circuit. The forward transfer impedance, z_{ft} , is approximately:

$$z_{ft} = \frac{\frac{-\alpha R_f}{(\frac{S}{a}+1)(\frac{S}{g}+1)}}{1 + \frac{\alpha R_f (\frac{S}{\Gamma} + 1)}{(\frac{S}{a}+1)(\frac{S}{g}+1) R_f k (\frac{S}{c}+1)}}$$

where K is the divider ratio, (e.g., $K = (R_1 + R_c)/R_1$), and $1/c = R_c R_1 C_x / (R_1 + R_c)$. For large K , the $1/C$ term can be neglected. The analysis also neglects the output resistance of the operational amplifier, so R_1 should be much greater than the output resistance if C_x is used. The $1/\Gamma$ term is either $C_f R_f$ or $C_x R_c$, depending where the compensating capacitor is placed.

For a Thomson response, the compensation time constant, $\frac{1}{\Gamma}$, is:

$$\frac{1}{\Gamma} = \frac{\sqrt{3\alpha a g - (a + g)}}{\alpha a g} \approx \sqrt{\frac{3k}{\alpha a g}}$$

The unit step response, for $t > 0$, is:

$$H(t) = 1 - 2e^{-\sqrt{3} w_0 t} \sin(w_0 t + 30^\circ)$$

where $w_0 = \frac{1}{2} \sqrt{\frac{\alpha a g}{k}}$

For a Butterworth response, the results are:

$$\frac{1}{\Gamma} \approx \sqrt{\frac{2k}{\alpha a g}}$$

$$H(t) = 1 - \sqrt{2} e^{-w_0 t} \sin(w_0 t + 45^\circ), \text{ for } t > 0$$

$$\text{and, } w_0 = \sqrt{\frac{\alpha a g}{2k}}$$

For equal real poles, the denominator of x_{ft} is a perfect square. The results are:

$$\frac{1}{\Gamma} = 2 \sqrt{\frac{k}{\alpha a g}}$$

$$H(t) = 1 - e^{-\sigma t} [1 + 2 \sigma t], \text{ for } t > 0$$

$$\text{and, } \sigma = \sqrt{\frac{\alpha a g}{k}}$$

The most favorable response is obtained by a design in between the Butterworth and Thomson designs. The three types of response are compared in Figure 4.

The divider ratio should be large enough to insure small time constants due to the stray capacitances in the feedback network. The feedback resistors must also have low enough values to be lumped. Conversely, the divider ratio must be low enough to keep the circuit desensitized with respect to the operational amplifier open loop voltage gain. The analytical expressions needed to select the compensation components and to predict the step response rise times follow directly from the above analysis. They are summarized in Table 3.

NOISE

The root mean square output noise voltage due to the feedback resistor in the MK-2 circuit is $V_{nm} = i_{nm} R_{fM}$ where i_n is the root mean square noise current due to R_{fM} . The noise current is proportional to $1/\sqrt{R_{fM}}$, so the noise voltage is proportional to $\sqrt{R_{fM}}$. For the redesigned circuit, the output noise voltage is $V_{nr} = i_{nr} k R_{fr}$, which is proportional to $k\sqrt{R_{fr}}$. The ratio of V_{nr} to V_{nm} is $k\sqrt{\frac{R_{fr}}{R_{fM}}}$, and $R_{fM} = k R_{fr}$. Therefore, the low frequency output noise voltage due to the feedback resistor in the redesigned circuit is \sqrt{k} times higher than for its counterpart in the MK-2 circuit.

RESULTS

Step response measurements were made on the MK-2 circuit, and on several variations of the new feedback design. Each circuit was breadboarded on the MK-2 printed circuit board, and housed in an aluminum chassis. The amplifier input was coupled through a 3.3 picofarad capacitor to a triangle wave generator with a 50 ohm source impedance. The triangle wave is differentiated by the coupling capacitor to give a square wave input current, the peak to peak value of which is $(3.3 \text{ pf}) (2) (\Delta V_{in} / \Delta t)$. The capacitance of the input cable, measured from the amplifier input end, was 12 picofarads.

Circuit analysis of the MK-2 feedback network shows that the stray node-to-ground capacitances can have a dominant effect on the amplifier response. There is evidence of this in the measured step response on the highest gain setting: Insertion or removal of the 1 nf compensating capacitor causes negligible change; and, in both cases, the response was underdamped, showing 96 percent overshoot, and a settling time of 1 millisecond. Figure 5 shows the step response on the highest gain setting with, and without, the 1 nf capacitor.

When the 200 megohm resistors were mounted one inch above the printed circuit board, a response having Butterworth characteristics was achieved with $C_f = C_c = C_x = 0$. This shows the dramatic consequences of reducing the stray node-to-ground capacitances. The absence of ringing owes to the coincidental compensation of input capacitance by the stray capacitance that

shunts the total feedback resistance. High overshoot and settling times were easily induced by adding small stray capacitances at the series connections of the feedback resistors. This confirms the importance of these capacitances in the MK-2 layout. The photographs in Figure 5 show the MK-2 response on the highest gain setting with the feedback resistors mounted above, and on, the circuit board.

The amplifier was unstable in the lowest two range settings with the 1 nf capacitor removed. The composite FET - operational amplifier was also unstable as a voltage follower. The operational amplifier alone as a voltage follower was stable, but showed increased overshoot and settling time with load capacitance. Careful measurements were made to characterize the ZN5906 and the HA2700, so that the circuit model would predict this instability. The models developed, and graphs comparing the actual and simulated step responses are shown in Figures 6 and 7.

The first new design tested is shown in Figure 2. The measured rise times for the three highest gain settings were 200, 67, and 20 microseconds. The feedback capacitors required to compensate for the total input capacitance were 7.6, 1.4, and 27 picofarads, respectively. Compensation was attempted by placing a capacitor across the top divider resistor, instead of across the feedback resistor, but the lowest two gain settings oscillated. This is explained by the instability of the composite voltage follower.

The photograph in Figure 8 shows the uncompensated response for this circuit for three values of input capacitance, and on the highest gain setting. In this case, the forward transfer impedance is dominated by the $R_f C_{in}$ time constant, and by the lowest pole of the operational amplifier. The amplifier input capacitance can be obtained from the ringing frequency, ω_o . The expression is:

$$C_{\text{amplifier}} = \left\{ \frac{1}{2R_f \left(\frac{a\alpha}{k} - \sqrt{\left(\frac{a\alpha}{k} \right)^2 - \omega_o^2} \right)} \right\} - C_{\text{cable}}$$

Averaging over the three measurements, the amplifier input capacitance was calculated to be 13.7 picofarads.

The circuit shown in Figure 3 combines two compensation schemes. Compensating the highest gain setting at the divider makes the response easier to adjust. Where C_{f4} could be less than 1 picofarad, C_x will be many times higher. The other ranges were compensated individually with capacitors shunting the feedback resistors. This insures the stability of the lowest ranges. Note that R_1 should be much greater than the output resistance of the operational amplifier for the best results. The measured rise times were 200, 52, 19, and 7.6 microseconds for the highest to lowest gain settings. The rise times with 48.5 picofarads added to the input were 340, 92, 25, and 9.6 microseconds, respectively.

The analysis predicts that the compensated response for this circuit should not depend on the divider ratio of the highest

gain setting. This result was demonstrated by building a circuit for which $R_f = 35$ megohms, and $K = 28.6$. The measured rise times were 200 and 340 microseconds, for no added input capacitance, and for 48.5 picofarads added to the input. This is the same result obtained above, for $R_f = 10$ megohms, and $k = 101$. For $R_f = 200$ megohms, $K = 5$, the rise times were 230 and 360 microseconds, for no added input capacitance, and for 48.5 picofarads added to the input. The slight increase is because the divider ratio is low, and the pole associated with R_c , R_1 , and C_x is closer to the compensation zero.

A PMI type OP-15 operational amplifier was substituted for the Harris HA2700 to test the dependence on gain-bandwidth product. The OP-15 has a gain-bandwidth of about 6.0 MHz. For the two cases above, the rise times were 90 and 150 microseconds for $R_f = 30$ megohms, and 77.4 and 185 microseconds for $R_f = 200$ megohms, and for the respective values of input capacitance. Comparing the OP-15 results with the HA2700 results for the circuit with the higher divider ratio, there is a factor of 2.2 improvement in rise time. The analysis predicts that the rise time will depend on the square root of the gain-bandwidth product. Checking this result, $6 \text{ MHz} / 1.35 \text{ MHz} = 4.84$, and $(2.2)^2 = 4.84$, and the theory is corroborated.

The circuit in Figure 3 could be designed so that the compensation of the highest gain setting would exactly compensate the next lower gain setting. In other words for proper choice of R_{f4} and C_x , C_{f3} will not be needed. Experimentally, the next to

the highest gain setting was just slightly overcompensated with $C_{f3} = 0$, $R_{f4} = 35$ megohms, and C_x adjusted for a Thomson response on the highest gain setting. (The cable capacitance was 12 pf.)

CONCLUSIONS

The settling time of the MK-2 circuit is increased by stray node-to-ground capacitances in the feedback loop, and by input capacitance. The circuit does not adequately compensate for the effects of these capacitances. The stray node-to-ground capacitances can be reduced to acceptable proportions by mounting the string of high value feedback resistors above the printed circuit board. This would decrease the stray capacitances by isolating the series connections from ground paths. The technique would require considerable layout and construction care, and the circuit would still be undercompensated for input capacitance.

The settling time of the amplifier can be reduced by using a feedback network such as the one shown in Figure 3. The feedback resistors are much lower in value than those used in the MK-2 circuit, and they can be lumped. The resistance values are low enough to reduce the effects of stray shunt capacitances to acceptable proportions. Lumping eliminates the stray node-to-ground capacitances, and is equivalent to mounting the feedback resistances above the board in the MK-2 circuit. The layout and construction of the new circuit is not as critical. The circuit can be compensated for input capacitance using components that are practical in value. The compensation can be tailored to each gain setting, and the number of components required is low. The circuits tested worked well in all of the above aspects.

Still faster settling times can be achieved by using an operational amplifier with higher gain-bandwidth product in the redesigned circuit. The compensated rise time is proportional to the reciprocal of the square root of the gain-band width product.

JD:scg

Conditions	Table 1					
C_f	0	in	in	in	0	in
C_c	0	0	18 nf	18 nf	0	0
C_x	0	0	0	1nf	0	0
R_f	on p.c. board	on board	on board	on board	elevated	elevated
$\frac{V_o}{Z_{in}} = Z_{ft}$	Settling or rise time (90%), and % overshoot					
250K	oscillates	oscillates	oscillates			
4.17M	60 μ s 54%	oscillates	oscillates			
66M	300 μ s 60%	480 μ s 0%	1.2 ms 100%			
1000M	2ms, 176%	1.25ms 20%	1ms 100%	1ms 96%	200 μ s 4%	500 μ s 0%




Figure 1 Basic MK-2 circuit.




Figure 2 First new circuit.

Figure 3 Second new circuit.

Circuit Conditions		New circuit step response measurements											
Circuit figure	2	3	3	3	3	3	3	3	3	3	3	3	3
R_{f4} (megohms)	10	10	10	10	10	35	35	35	35	200	200	200	200
Input cable capacitance (pf)	12	12	12	60.5	60.5	12	12	60.5	60.5	12	12	60.5	60.5
Operational Amplifier	HA 2700	HA 2700	HA 2700	HA 2700	HA 2700	HA 2700	PHI OP-15	HA 2700	PHI OP-15	HA 2700	PHI OP-15	HA 2700	PHI OP-15
$\frac{V_{out}}{i_{in}}$		Compensated step response rise times (90%) in μsec .											
250K		7.6	9.6										
4.17M	20	19	25										
66M	67	52	92										
1000M	200	200	340	340	200	90	340	150	230	77	360	185	

Table 2 Step response measurements for circuits shown in figures 2 and 3.

Response type	C_x	C_{ij} -total parallel comb. $j = 1, 2, 3$	σ	ω_0	Step response $t > 0$	Rise time (90%)
Butterworth	$\frac{1}{R_c} \sqrt{\frac{2K}{\alpha a g}}$	$T = \sqrt{T^2 + 2T C_{IN}}$	ω_0	$\sqrt{\frac{\alpha a g}{2K}}$	$1 - \sqrt{2} e^{-\sigma t} \times \sin(\omega_0 t + 45^\circ)$	$\frac{1.87}{\omega_0}$
	$= \frac{1}{R_c} \sqrt{\frac{K_4 R_{F4} C_{IN}}{\pi G B}}$	$T_0 = \frac{K_j}{R_{Fj} \alpha a}$				
Thomson	$\frac{1}{R_c} \sqrt{\frac{3K}{\alpha a g}}$ $= \frac{1}{R_c} \sqrt{\frac{3K_4 R_{F4} C_{IN}}{2\pi G B}}$	$T = \frac{3K_j}{2K_{Fj} \alpha a}$	$\sqrt{3} \omega_0$	$\frac{1}{2} \sqrt{\frac{\alpha a g}{K}}$	$1 - 2e^{-\sigma t} \times \sin(\omega_0 t + 30^\circ)$	$\frac{1.62}{\omega_0}$
Perfect square	$\frac{2}{R_c} \sqrt{\frac{K}{\alpha a g}}$ $= \frac{1}{R_c} \sqrt{\frac{2K_4 R_{F4} C_{IN}}{\pi G B}}$	$T = \frac{2K_j}{R_{Fj} \alpha a}$	$\sqrt{\frac{\alpha a g}{K}}$	0	$1 - e^{-\sigma t} (1 + 2t)$	$\frac{3.88}{\sigma}$

Table 3 Analytical expressions for circuits in figures 2 and 3.




Figure 4 Normalized Butterworth, Thomson, and perfect square step responses.

$$C_f = C_c = C_x = 0$$




Figure 5a MK-2 step response with feedback resistors mounted above the printed circuit board, (left), and on the board, (right), on the highest gain setting.




Figure 5b MK-2 step response without C_x , (left), and with C_x , (right), on the highest gain setting.





Figure 6a HA2700 operational amplifier model.

Measurement
 $C_{probe} + C_{board} + C_{o.a. input}$
 $\equiv C_T = 8.56 \text{ pf}$



Measurement
 $C_T = 86.56 \text{ pf}$
 Circuit model




Figure 6b Predicted and measured operational amplifier voltage follower step response.





Figure 7 2N5906 FET model, and predicted and measured source follower step response.




Figure.8a Step response for circuit in figure 2, with no compensation, and selected input capacitances.



Figure 8b Typical compensated step response for circuit in figure 3, (second highest gain setting, $C_{in} = 74.2 \text{ pf}$, $R_{f4} = 10 \text{ M}$).

—

M E M O R A N D U M

February 13, 1986

MEMO TO: Advanced Langmuir Probes File (Project 021546)

FROM: B. P. Block

SUBJECT: Report on the Implementation and Performance of an Improved Langmuir Probe Amplifier

Introduction

The purpose of this study has been to improve the speed and accuracy of the Langmuir probe MK-2 pre-amplifier by use of a technique proposed by Dittmar and Macnee.¹ Their findings may be summarized as follows:

The MK-2 pre-amplifier was shown to be undercompensated for the effects of input and stray feedback resistor capacitances. When driven with a step of current, the circuit exhibited significant overshoot (as much as 90% when operated on the highest gain setting). Analysis showed that the amplifier, as configured, could never be adequately compensated for the range of expected input capacitances. Two new circuits were proposed. Each allowed compensation of input capacitance. In addition, the amplifier could be configured to produce a Thomson response characteristic², thus allowing a fast risetime with minimal overshoot.

Both circuits reduce the amount of signal fed to the range scaling feedback resistors by use of a voltage divider between

the operational amplifier output and ground. Because of this voltage reduction, the values of the range resistors must then be decreased in order to maintain the same amount of overall feedback. Thus, the effects of stray capacitances (made worse by large-valued feedback resistors) are greatly reduced.

One of the two new circuits allows the highest gain setting to be compensated with non-critical components, a significant improvement.

A penalty, which must be paid in this new approach, is an increase in pre-amplifier noise. The analysis predicts an increase of four times over the MK-2 figure. The noise characteristic is discussed in the section: Performance Measurements.

A laboratory model of the circuit described by Dittmar and Macnee has been constructed. The components and techniques that were employed are directly applicable to a flight program.

Implementation

A photograph of the finished laboratory pre-amplifier is shown in Figure 1. A stimulus box for providing current steps to the amplifier was also constructed and appears in the left side of the photograph.

Figures 2 and 3 are schematics of the circuit and laboratory model. A printed circuit board was constructed. The layout of this board is shown in Figure 4. One feature of the layout is the use of guard traces about the ranging resistors. These guards shield the feedback resistors from voltage gradients

generated by surface currents on the printed circuit board. This technique could enhance the amplifier's gain stability over long periods of time.

A specially-constructed brass box encloses the printed circuit board. This box is electrically insulated from and enclosed by an outer aluminum box. Power supply leads are carefully bypassed within the outer box to prevent noise from feeding through to the amplifier itself. The test signals are fed to the amplifier's input by triaxial cable. These precautions minimize the amount of externally induced noise and permit measurement of the amplifier's noise floor.

The amplifier was made to work with little trouble. Compensation capacitors were chosen to produce a minimum voltage overshoot at the output in response to a current step at the input in accordance with the Thomson time response characteristic. The highest gain range was easily compensated by a capacitance of 350 pF. This must certainly be considered a significant improvement over the old MK-2 circuit where capacitor values of a few picofarads were required.

Performance Measurements

As stated earlier, a significant increase in the amplifier's speed was desired. An improvement in measurement speed can be gained in the following ways:

1. Increasing the amplifier's risetime and reducing its overshoot (settling time).
2. Reducing the time required to recover from a step change in V_A .
3. Reducing the time required to recover from a range change.

The amplifier's performance was studied in all of these areas.

The amplifier was configured for four gain ranges. Input current is converted to output voltage, therefore the amplifier gain is specified by its transresistance in ohms. The approximate gains are shown below:

Range	Transresistance
1	1000 Megohms
2	75 Megohms
3	4 Megohms
4	225 Kiloohms

Table 1

Oscilloscope photographs of the current-step response of the amplifier appear in Figure 5. Only the first three ranges are shown; the risetime of the fourth was much faster than the first three and would not be a factor in total measurement time. In fact, it can be seen that the risetime of Range 1, the highest gain setting, is by far the slowest of all the ranges.

A modified measurement algorithm has been proposed and was investigated in an earlier study³. A key requirement for the success of this algorithm is the ability of the pre-amplifier to

rapidly recover from a voltage step in V_A . These measurements are shown in Figure 6. Again, it can be seen that the highest gain range requires the greatest time to recover. In this case, the settling time is on the order of 0.5 mS. A further factor which influences recovery time is the rate of change of V_A . The test signal used changes at the rate of 0.5 V/ μ S, a reasonable value for a D/A converter. The settling time for the amplifier appeared to be independent of the direction of the V_A step.

A third, but no less critical, requirement is the ability to recover from a range change. These measurements are shown in Figure 7. The longest recovery time observed occurred when the gain was changed from the 1000 M range to 75 M range. This downrange required nearly 0.8 mS. It can be seen that the amplifier saturates and then recovers. Dittmar and Macnee reported that step response times could be improved significantly by using an operational amplifier with a higher gain-bandwidth product. Although recovery from saturation is not necessarily related to gain-bandwidth product, an HA2510 operational amplifier was substituted into the circuit. This amplifier's GB product is about ten times that of the HA2700. The recovery time improved significantly.

The amplifier's noise floor was measured on all ranges and was found to be largest on the 1000 M range. The noise appeared to be wideband with a root-mean-square amplitude of 5 mV which corresponds to an input current of 5×10^{-12} amperes, a value that is probably small enough to be of no concern.

Conclusions

Dittmar and Macnee showed that the MK-2 amplifier possessed significant overshoot and ringing on all ranges. (Table 1 of Ref. 1) The worst case settling time was about 2 mS for a current-step input. The new version, as just discussed, improves this figure by nearly an order of magnitude.

Unfortunately, measurements were not made on the recovery times of the original MK-2 for changes in V_A and gain range. It is reasonable to expect, however, that the recovery from steps in V_A has been improved significantly, most likely by about the same factor. The case of recovery from range changes is not quite as clear-cut. Certainly the MK-2 amplifier's output must have saturated when ranging occurred. Most likely, recovery from saturation was similar to that seen in Fig. 7, but the settling time would certainly have been much longer. Therefore, one may conclude that the response of the circuit has been improved in each of the three areas outlined above.

It has also been demonstrated that a faster operational amplifier can significantly improve the recovery time from a range change. This recovery time seems to determine the minimum period in which a measurement could be made. Selection of a higher-speed device for a Langmuir probe pre-amplifier would be done within the constraints of a particular flight program.

The exact determination of this measurement period, as well as a demonstration of the modified measurement algorithm, will be the goal of the next phase of this study.

An Improved Langmuir Probe Amplifier

References

1. Dittmar, J. A. and Macnee, A.B., "An Analytic and Experimental Study of Variable Gain Langmuir Probe Circuits", internal report dated July 28, 1983.
2. Blinchikoff, H.J. and Zverev, A.I., Filtering in the Time and Frequency Domain, John Wiley and Sons, New York, 1976, pp. 124-127.
3. Miller, W. A. "Ann Arbor Advanced Adaptive Probe Algorithm", a computer program in FORTRAN IV, May 1, 1985.

An Improved Langmuir Probe Amplifier

List of Figures

1. Photograph of the Improved MK-2 Langmuir Probe Pre-amplifier
2. Improved Langmuir Probe Pre-amplifier, Schematic Drawing
3. Improved Langmuir Probe Pre-amplifier, Laboratory Model Schematic Drawing
4. Printed Circuit Board Pictorial
5. Amplifier Response to a Current Step
6. Amplifier Response to a Step in V_A
7. Amplifier Recovery from a Range Change -- Downrange from 1000 M to 75M

ORIGINAL PAGE IS
OF POOR QUALITY





Figure 1



NOTES:


1. ALL R'S IN OHMS, ±1% MF.
2. GLASS DIELECTRIC, CYR 42.
3. ---, PATH OF GUARD TRACE, BOTH SIDES OF PCB.
4. □, TERMINAL POST, USECO # 12D.

11-27-84
5-15-86

PREAMPLIFIER
BREADBOARD 3
LP STUDY

S. BLOCK

Figure 2



NOTES

1. J1 - MALCO #051-0618-0001 TRIAX BULK HEAD CONNECTOR
2. J3 - AMPHENOL J1-10
3. $\frac{1}{2}$ \Rightarrow FLOATING (GUARD) GROUND
 $\frac{1}{2}$ \Rightarrow OUTSIDE GROUND


B. BLOCK

PREAMPLIFIER TEST

DEADEND 3 7-11-85
 LF STUDY 8-13-85

Figure 3


COMPONENT
SIDE



3012 TIUCR13 COMPONENT SIDE A900P8 84009B

ENGINEER	B. BLOCK	DATE
DRAFTER	6/13/85	
PC PICTORIAL		
BB #3		
ADV. LANGMUIR PROBE		
SPACE PHYSICS RESEARCH LABORATORY		
COLLEGE OF ENGINEERING		
UNIVERSITY OF MICHIGAN		
ANN ARBOR, MICHIGAN		
B-E7729		

Figure 4




a.

$$Z_t = 1000 \text{ M}$$

Vert: 1 V/div

Horiz: 100 $\mu\text{S}/\text{div}$

$$t_r = 250 \text{ } \mu\text{S}$$




b.

$$Z_t = 75 \text{ M}$$

Vert: 1 V/div

Horiz: 20 $\mu\text{S}/\text{div}$

$$t_r = 80 \text{ } \mu\text{S}$$



c.


$$Z_t = 4 \text{ M}$$

Vert: 0.1 V/div

Horiz: 10 $\mu\text{S}/\text{div}$

$$t_r = 25 \text{ } \mu\text{S}$$

Figure 5 Response to a Current Step




a.

$$Z_t = 1000 \text{ M}$$

Vert: (1) V_A , 5 V/div
(2) V_{out} , 0.1 V/div

Horiz: 200 uS/div

$$t_s = 550 \text{ uS}$$




b.

$$Z_t = 75 \text{ M}$$

Vert: (1) V_A , 5 V/div
(2) V_{out} , 0.1 V/div

Horiz: 50 uS/div

$$t_s = 150 \text{ uS}$$



c.


$$Z_t = 4 \text{ M}$$

Vert: (1) V_A , 5 V/div
(2) V_{out} , 50 mV/div

Horiz: 20 uS/div

$$t_s = 75 \text{ uS}$$

Figure 6 Response to a Step in V_A




a.

HA2700

Vert: (1) V_{sw} , 10 V/div
(2) V_{out} , 5 V/div

Horiz: 200 μ S/div

$t_{recovery} = 800 \mu$ S



b.

HA2510

Vert: (1) V_{sw} , 10 V/div
(2) V_{out} , 5 V/div

Horiz: 100 μ S/div

$t_{recovery} = 400 \mu$ S

Figure 7 Recovery from a Range Change -- Downrange
from $Z_t = 1000 \text{ M}$ to 75 M

1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525

M E M O R A N D U M

87/008

June 4, 1987

MEMO TO: Advanced Langmuir Probe File (Project 021546)

FROM: B. P. Block

SUBJECT: Report on the Implementation of a Dedicated Processor
for the Advanced Langmuir Probe

Introduction

The auto-framing algorithm used in the Pioneer Venus and DE-2 instruments was implemented with hardwired, discrete logic. The purpose of this study has been to design and fabricate a replacement for this hardwired logic using a programmable controller and to demonstrate a new auto-framing algorithm programmed in the controller's software.

Over the past few years, the dramatic advances in microcomputing and low-power integrated circuit technology have made practical the incorporation of programmable devices in spaceflight instruments. Control functions formerly encoded in discrete hardware can now be represented as instructions to a programmable controller (usually a microprocessor); through associated hardware, the controller can cause the sensor to make a measurement and then report the results. Principal among the advantages of this approach is the ability to employ measurement algorithms of much greater complexity than those that were feasible with discrete logic.

A new measurement technique, the five-point algorithm (described in a previous report), takes advantage of the computational capabilities of the controller to measure discrete values of the volt-ampere (V-A) function. This algorithm rapidly frames the V-A curve thereby allowing high temporal resolution as well as immediate recovery from fault conditions. It is hoped that an attendant reduction in data rate will also follow.

The instrument measurement and control algorithms are described by software contained in the controller's program memory and are given life by the central processor unit as the program executes. Unlike general computing software, the instrument software must exhibit a time-responsiveness: the

sensor must make measurements at precise intervals, the results must be telemetered periodically, and commands must be received asynchronously. Hardware and software exhibiting this time-responsiveness constitute a real-time system.

Real-time Systems

A real-time system is a collection of devices controlled and monitored by a stored program of instructions. Stimuli from these devices, in the form of interrupts, initiate and influence program processing; the software is said to be interrupt-driven. Although the device stimuli arrive at unpredictable intervals, the software responses must nevertheless be delivered within rigid time constraints. For example, commands arriving from the spacecraft must be given immediate attention, even though the instrument software is busy controlling a measurement cycle. In reaction to these commands, the software must respond correctly and completely by altering the instrument state to accomplish the desired operation. It must also do so reliably, perhaps even in the event of hardware failure.

These requirements have presented a special challenge in the design of the programmable controller. The hardware and software solutions to the problems of responsiveness, correctness and reliability will now be discussed.

Hardware

Many programmable devices exist in the marketplace today. A few of the requirements for a programmable Langmuir probe controller are:

1. Low power consumption
2. Demonstrated reliability, qualifiable to the relevant program standards
3. An architecture suitable for use with high-level languages, such as FORTRAN or C
4. The availability of hardware/software development tools.

A survey of existing devices was undertaken. Only one device, the Harris 80C86 microprocessor, met all of the above requirements. This device is a general-purpose 16-bit CMOS microprocessor fabricated using a self-aligned silicon gate CMOS process. The 80C86 is capable of addressing a maximum of

1 megabyte of program memory and 64 kilobytes of input/output (I/O). The 80C86 requires a system clock rate of 5 MHz and typically consumes 250 milliwatts of power. The device has been qualified by NASA for a number of flight programs, including the UARS/High Resolution Doppler Imager. Many development tools exist at SPRL: a cross-assembler, several high-level language cross-compilers, and an in-circuit emulator. These tools are discussed in the Software section of this report.

The concept of the controller, hereafter called the Dedicated Processor (DP), is shown in Figure 1. The 80C86 CPU and associated clock generator are shown on the left-hand side of the drawing. Program memory consists of 32 kilobytes of erasable programmable read-only memory (EPROM) and 20 kbytes of static random access memory (SRAM). The system is capable of responding to a maximum of 8 external interrupts by use of a programmable interrupt controller (PIC). To provide system event timing, a three-channel programmable interval timer (PIT) was incorporated. This device interrupts the processor at a 100 Hz rate, initiating measurement cycles, scheduling system tasks, etc. Communication with the DP, in lieu of a specific command and telemetry interface, is accomplished by a standard RS232 computer connection. This is a convenient, low-cost method of acquiring data and sending commands. The inclusion of the more usual PCM telemetry and command interface for use in a flight instrument would be straightforward. Because the full one megabyte memory space is not used, a means of detecting accesses to unused addresses was added. Such an access produces a warning message through the RS232 serial port.

The hardware controlled by the DP is called the signal processor and is shown in Figure 2. This hardware, developed during an earlier study (NAS5-26678), produces the voltage applied to the probe and measures the resulting probe current. Communication between the DP and signal processor occurs through a 16-bit bi-directional digital interface. The signal processor appears to the DP as a series of registers through which data can be passed. Additionally, the signal processor interrupts the DP at the end of every probe current conversion.

The exact way in which memory and I/O are arranged is shown in Figure 3.

Thus, the DP, signal processor, and instrument power supply (not shown) constitute the Langmuir probe electronics. Appendix A contains a complete schematic set and wire listing for the DP.

The dedicated processor requires a 5 volt power supply and consumes approximately 0.9 watts of power.

The careful selection of components throughout the DP makes the transport of this design to a flight-qualifiable version relatively straightforward. Certain features that may enhance the reliability of a flight system were not incorporated. Any flight unit would likely include a watchdog timer and redundant memory. However, these features could be readily added to the current design.

Software

Like the hardware that it replaces, the DP software is substantially complex. Many software instructions replace individual logic gates. Given the control and measurement algorithms to be implemented, the potential complexity of the software is great. A way to reduce this complexity and its cost is to impose a strong modular structure on the software design. If the software is not constructed in a highly structured manner, testing becomes difficult, if not impossible. The stringent reliability requirements imposed on a flight version of the Advanced Langmuir Probe system would require that each software module be thoroughly tested before it is incorporated into the DP.

In order to enforce the necessary structure at the system level, a well-tested, commercial software package called the Ready Systems Virtual Real-time Executive (VRTX) is used. VRTX has been approved by NASA-GSFC for use on the UARS program and is presently being evaluated by JPL for use on the Mariner Mark II spacecraft.

The features contained in VRTX include the following:

1. Multitasking support - a number of tasks can be handled concurrently.
2. Interrupt-driven, priority-based scheduling - tasks are assigned a priority level according to their time-criticality.
3. Intertask communication and synchronization - tasks can send messages through mailboxes and queues; semaphores can be employed for synchronizing two or more tasks.
4. Dynamic memory allocation - a task can request the use of a certain amount of memory and, when finished, relinquish it.

5. Real-time clock control - timing is referenced to a hardware clock.
6. Character I/O support - a standard means of communicating with one or more terminals is provided.
7. Real-time responsiveness - the system responds to outside events rapidly enough to control the ongoing process.

By dividing the software into a number of independent, well-defined tasks, each of which can be specified, written and tested individually, the desired modularity can be obtained. VRTX manages each of these tasks concurrently, providing standard services, such as those listed above.

Under VRTX, the measurement algorithm, written as one or more tasks, is scheduled, executed and then suspended until the next measurement cycle. In the meantime, other tasks such as the telemetry task are scheduled and executed. Communication occurs regularly between tasks and the system terminal.

Because the principal cost of a microprocessor-based system lies in its software, not in the hardware, the easy portability of the software from one type of microprocessor to another is a highly desirable goal. This is especially true for the Advanced Langmuir Probe, where no particular flight program has been identified and the program-specific part requirements have not been established. VRTX, available for many different microprocessors, will allow those routines coded in a high-level language to be transported directly. Only the board-support routines, written in native code, would need to be altered.

The system structure of the Advanced Langmuir Probe is shown schematically in Figure 4.

The SPRL-written software consists of board-level support routines necessary for VRTX and the application code itself. The application code implements the measurement algorithm, the terminal communications and all I/O to the signal processor. This software will be written in the C programming language.

At present, VRTX has been installed on the DP and a number of simple tasks have been written to verify that it functions properly.

Certain development tools are necessary for the writing and debugging of DP software. The Space Physics Research Laboratory has an extensive collection of cross-development software for the 80C86 microprocessor. The schema for DP software development is shown in Figure 5.

The DP, having only a small amount of memory and no secondary storage devices, is not a viable machine for developing software. Consequently, a much larger computer, a DEC VAX 8600 mainframe, is used for generating the object code to be executed by the DP. A number of cross-assemblers and cross-compilers reside on the VAX 8600. The product of these is an executable image that is downloaded to a mini-computer. This minicomputer, a Charles River Data System LSI-11/23, stores the image locally and then transmits the code to the DP. Data acquired from the DP/signal processor can be stored on the disk of the LSI-11/23 and processed for presentation in graphical or tabular form. In addition to VRTX and the application code, a small resident monitor, MON86, and a software package called TRACER reside on the DP. TRACER is designed to interactively monitor the execution of VRTX by displaying task status on the user console. Additionally, it communicates with the LSI-11/23 to accomplish the downloading of the object image.

A listing of the board-support software for VRTX and TRACER as well as the source code for MON86 is contained in Appendix B.

Present Status

The installation and testing of VRTX has been completed. Some simple programs (tasks) have been developed to verify that both VRTX and the DP hardware operate reliably. The ability to transfer object files between the VAX 8600 and the CRDS LSI-11/23 has been demonstrated.

Work is currently centered on the specification of the ALP application software and the design and coding of this software in the C programming language. Development of software for the graphical display of the acquired data is being developed in parallel. The ability to display, in graphical form, the V-A function on a high-resolution CRT, as well as on hardcopy, will allow easy evaluation of the five-point algorithm and the fidelity of the plasma simulators.

Conclusion

A low-power, reliable, microprocessor-based controller has been designed, built and tested. A real-time executive has been installed and tested on this controller. This combination of hardware and software has yielded a versatile, general-purpose, programmable replacement for the hardwired logic of the Langmuir probe electronics. Its utility is not limited to this particular instrument; with little or no modification, only the installation of the appropriate application software, it could be used to control a wide variety of scientific instruments.

Work continues on the application software necessary to implement the five-point algorithm and the graphics display. With this modest continued effort, a demonstration of a functioning Advanced Langmuir Probe will be possible in the near future.

List of Figures

1. Concept Drawing, Dedicated Processor
2. Concept Drawing, Signal Processor
3. Memory and I/O Map, Dedicated Processor
4. System Structure, Advanced Langmuir Probe
5. Software Development Scheme, Dedicated Processor




FIGURE 1






FIGURE 2




NOTE:
ADDRESSES ARE IN HEXIDECIMAL







MEMORY AND I/O MAP
DEDICATED PROCESSOR
ADVANCED LANGMUIR PROBE
5/20/87 BPB

FIGURE 3

SOFTWARE



HARDWARE




SYSTEM STRUCTURE

ADVANCED LANGMUIR PROBE

5/22/87 BPB

FIGURE 4



VAX 8600 Software:

VAX VMS

First Systems 8086 Assembler, Linker

First Systems 8086 C Compiler

First Systems 8086 FORTRAN 77 Compiler

VTOM, KERMIT

LSI-11 Software:

RT-11

FORTAN 77

VTOM, KERMIT


SOFTWARE DEVELOPMENT SCHEME

DEDICATED PROCESSOR

ADVANCED LANGMUIR PROBE

FIGURE 5

Appendix A
Schematic Set and Wirelists
for the
Dedicated Processor



RESET DE-BOUNCE
CIRCUIT

WAIT-STATE
GENERATOR


WAIT-STATE JUMPERS/
CLOCK CRYSTAL/
NMI SELECT

MICROPROCESSOR AND CLOCK GENERATOR


READ CONTROL BUFFER
FOR OFF-BOARD USE

ENGINEER	B P BLOCK/J H SELDIN	DRAFTERS	REK/EGJ	9/18/86
SPACE PHYSICS RESEARCH LABORATORY				
MICROPROC/CLOCK GEN.				
DEDICATED PROCESSOR				
ADVANCED LANGMUIR PROBE				
ANN ARBOR, MICHIGAN				6/3/87
B-E7902				DATE

ADDRESS LATCHES




DATA BUS TRANSCEIVERS





NOTE: ALL RESISTORS = 100K

ENGINEER J. SELDIN - BLOCK	DRAFTSMAN R.K.	9/26/86
SPACE PHYSICS RESEARCH LABORATORY	DATA/ADDRESS BUS DIVISION	
COLLEGE OF ENGINEERING	DEDICATED PROCESSOR	
UNIVERSITY OF MICHIGAN	ADVANCED LANGMUIR PROBE	
ANN ARBOR, MICHIGAN	B-E7910	
		DATE





ENGINEER J. SELDON B. BLOCK	DRAFTSMAN R. K.	9/24/86
SPACE PHYSICS RESEARCH LABORATORY		MEMORY (ROM/RAM) DEDICATED PROCESSOR ADVANCED LANGMUIR PROBE
COLLEGE OF ENGINEERING		
UNIVERSITY OF MICHIGAN		
ANN ARBOR, MICHIGAN		B-E7903
LAST USED R C D L		DATE 6/3/87


MEMORY ADDRESS DECODE



MEMORY CHIP SELECT DECODE



ILLEGAL MEMORY ADDRESS DETECTION



MEMORY DISABLE FOR END OF BUS CYCLE AND INTERRUPT CYCLE

ENGINEER	J SELDIN / B BLOCK	DRAFTSMAN	R K	9/23/86
SPACE PHYSICS RESEARCH LABORATORY		MEMORY DECODING		
COLLEGE OF ENGINEERING		DEDICATED PROCESSOR		
UNIVERSITY OF MICHIGAN		ADVANCED LANGMUIR PROBE		
ANN ARBOR, MICHIGAN		B-E 7905		
		DATE		



```

LANGREAD:  00 - 0E
            10 - 1E
LANGWRITE:
PIC:        20, 22
UART:       30, 32, 34, 36
PIT:        40, 42, 44, 46
UNUSED:     50 - FFFF

```

ENGINEER	J SELDIN/B BLOCK	DRAFTSMAN	R K	9/26/ 86
SPACE PHYSICS RESEARCH LABORATORY		I/O DECODING		
COLLEGE OF ENGINEERING		DEDICATED PROCESSOR		
UNIVERSITY OF MICHIGAN		ADVANCED LANGMUIR PROBE		
ANN ARBOR, MICHIGAN		B-E 7901		DATE


PROGRAMMABLE INTERRUPT CONTROLLER (PIC)



ILLEGAL ADDRESS INTERRUPT GENERATOR

ENGINEER J. SELDIN/B. BLOCK	DRAFTSMAN E. J. R. K.	10/7/86
SPACE PHYSICS RESEARCH LABORATORY	PROG. INT. CONTROLLER	
COLLEGE OF ENGINEERING	DEDICATED PROCESSOR	
UNIVERSITY OF MICHIGAN	ADVANCED LANGMUIR PROBE	
ANN ARBOR, MICHIGAN	B-E7899	DATE

PROGRAMMABLE INTERVAL TIMER (PIT)



PIT CLOCK DIVIDER


<0>	DATA A	QA	PITCK0
<0>	DATA B	QB	PITCK1
<0>	DATA C	QC	PITCK2
<0>	DATA D	QD	PITCK3
<0>	DOWN/UP		
RES	LOAD	RIPPLE	
PCLK	CLOCK		
0	CK		
	ENABLE	MAX/MIN	
			54HC191

PCLK	2.5 MHz
PITCK0	1.25 MHz
PITCK1	625 kHz
PITCK2	312.5 kHz
PITCK3	156.25 kHz

ENGINEER	B P BLOCK/JH SELDM	DRAFTERS	REK/EGJ	9/19/86
SPACE PHYSICS RESEARCH LABORATORY	PROG. INTERVAL TIMER			
COLLEGE OF ENGINEERING	DEDICATED PROCESSOR			
UNIVERSITY OF MICHIGAN	ADVANCED LANGMUIR PROBE			
ANN ARBOR, MICHIGAN	B-E7904			
				DATE



LAST USED R C D L

SERIAL CONTROLLER INTERFACE (UART)




ENGINEER J. SELDIN/BLOCK	DRAFTSMAN R K	9/25/86
SPACE PHYSICS RESEARCH LABORATORY	SERIAL CONTROLLER (UART)	
COLLEGE OF ENGINEERING	DEDICATED PROCESSOR	
UNIVERSITY OF MICHIGAN	ADVANCED LANGMUIR POBE	
ANN ARBOR, MICHIGAN	B-E7909	
DATE		


DE-LANG DATA/CONTROL TRANSCEIVERS



DIP HEADERS FOR DISCRETE DEVICES AND JUMPERS



TO/FROM DE-LANG DIP CONNECTOR PORT



ENGINEER J SELDIN/B BLOCK

DRAFTSMAN R K 9/23/86



SPACE PHYSICS RESEARCH LABORATORY
COLLEGE OF ENGINEERING
UNIVERSITY OF MICHIGAN
ANN ARBOR MICHIGAN

DE-LANG DATA/DIP HEADERS
DEDICATED PROCESSOR
ADVANCED LANGMUIR PROBE



B-E7907

DATE


**DE-LANG DATA/CONTROL DIP CONNECTORS
TO/FROM INTERFACE BOARD**



**EXTERNAL I/O HEADERS:
16-BIT DATA BUS, EXTERNAL
I/O SELECT, ADDRESS LINES
AND READ/WRITE CONTROL**





**14 PIN DIP HEADER FOR RESET SWITCH TERMINALS
AND RS232C SIGNALS**






ENGINEER JH SELDIN/B P BLOCK	DRAFTSMAN R K	9/19/86
SPACE PHYSICS RESEARCH LABORATORY COLLEGE OF ENGINEERING UNIVERSITY OF MICHIGAN ANN ARBOR, MICHIGAN		
I/O CONNECTORS/DIPS DEDICATED PROCESSOR ADVANCED LANGMUIR PROBE		
B-E7906		
		DATE

DE-LANG I/O CONNECTOR PORTS




DE-LANG DATA/CONTROL DIP CONNECTORS TO/FROM COMPUTER BOARD



DE-LANG INPUT DATA/CONTROL DIP CONNECTORS




DE-LANG OUTPUT DATA DIP CONNECTORS



NOTE:
CONNECTOR PIN NUMBERS ARE INDICATED IN BRACKETS
NEXT TO SIGNAL NAMES.

ENGINEER B.P. BLOCK/J.H. SELDIN	DRAFTERS REK/EGJ	9/18/86
SPACE PHYSICS RESEARCH LABORATORY		
COLLEGE OF ENGINEERING		
UNIVERSITY OF MICHIGAN		
ANN ARBOR, MICHIGAN		
I/O CONNECTOR PORTS PROCESSOR INTERFACE ADVANCED LANGMUIR PROBE		DATE
B-E7898		

DATA FROM DE-LANG

COMPUTER
TOW/ FROM

FROM
DE-LANG
BOARD

NOTE: ALL PULL-UP RESISTORS = 100K

ENGINEER J SELDIN	B BLOCK	DRAFTSMAN H K	5/23/86
SPACE PHYSICS RESEARCH LABORATORY		DE-LANG DATA DRIVERS	
COLLEGE OF ENGINEERING		PROCESSOR INTERFACE	
UNIVERSITY OF MICHIGAN		ADVANCED LANGMUIR PROBE	
ANN ARBOR, MICHIGAN		B-E 7900	
		DATE	

*WIREW - GENERAL PURPOSE LOGIC DESIGN SYSTEM - VERSION 75AUG2

LINE # ELEM # LOCATION INPUT LINE SOURCE LISTING

4				\$TITLE	
5					*** DE-LANG CONTROLLER COMPUTER BOARD ***
6					*** VERSION 1 ***
7				*	
8				*	
9				*	
10				*	
11				*	
12				*	
13				\$SET CONTCHAR=% BAYS=4	ELEMAX=500 NETMAX=1000 ECDMAX=500 WIRES=OFF PUNCH=OFF ECOS=ON
14				\$SET HI=PWR LO=GND	
15				\$DATA	
16				*	
17				*	
18				\$SET ECHO=OFF	
23				.	
24				.	
25				\$EJECT	

WIREWRAP DEVICE DESCRIPTION: JULY 22 1986, JOHN SELDIN

*** DE-LANG CONTROLLER COMPUTER BOARD ***

SOURCE LISTING

LINE #	ELEM #	LOCATION	INPUT LINE
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7
8	8	8	8
9	9	9	9
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31
32	32	32	32
33	33	33	33
34	34	34	34
35	35	35	35
36	36	36	36
37	37	37	37
38	38	38	38
39	39	39	39
40	40	40	40
41	41	41	41
42	42	42	42
43	43	43	43
44	44	44	44
45	45	45	45
46	46	46	46
47	47	47	47
48	48	48	48
49	49	49	49
50	50	50	50
51	51	51	51
52	52	52	52
53	53	53	53
54	54	54	54
55	55	55	55
56	56	56	56
57	57	57	57
58	58	58	58
59	59	59	59
60	60	60	60
61	61	61	61
62	62	62	62
63	63	63	63
64	64	64	64
65	65	65	65
66	66	66	66
67	67	67	67
68	68	68	68
69	69	69	69
70	70	70	70
71	71	71	71
72	72	72	72
73	73	73	73
74	74	74	74
75	75	75	75
76	76	76	76
77	77	77	77
78	78	78	78
79	79	79	79
80	80	80	80
81	81	81	81
82	82	82	82
83	83	83	83
84	84	84	84
85	85	85	85
86	86	86	86
87	87	87	87
88	88	88	88
89	89	89	89
90	90	90	90
91	91	91	91
92	92	92	92
93	93	93	93
94	94	94	94
95	95	95	95
96	96	96	96
97	97	97	97
98	98	98	98
99	99	99	99
100	100	100	100

Pin	Signal	Function	Notes
80			
81			
82			
83			
84			
85			
86			
87			
88	E16	A-A-1	
89	E17	A-A-1	
90	E18	A-A-1	
91			
92			
93			
94			
95	E19	A-A-1	
96	E20	A-A-1	
97			
98			
99			
100			
101	E21	A-A-0	
102	E22	A-A-0	
103	E23	A-A-0	
104	E24	A-A-0	
105	E25	A-A-0	
106	E26	A-A-0	
107	E27	A-A-0	
108	E28	A-A-0	
109	E29	A-A-0	
110	E30	A-A-0	
111	E31	A-A-0	
112	E32	A-A-0	
113	E33	A-A-1	
114	E34	A-A-1	
115	E35	A-A-1	
116	E36	A-A-1	
117	E37	A-A-1	
118	E38	A-A-1	
119	E39	A-A-1	
120	E40	A-A-1	
121			
122			
123			
124			
125	E41	A-A-1	
126	E42	A-A-1	
127	E43	A-A-1	
128	E44	A-A-1	
129	E45	A-A-1	
130	E46	A-A-1	
131	E47	A-A-1	
132	E48	A-A-1	
133	E49	A-A-1	
134	E50	A-A-1	

*** DE-LANG CONTROLLER COMPUTER BOARD ***

LINE #	ELEM #	LOCATION	INPUT LINE	SOURCE LISTING
144	*			
145	*			MEMORY ADDRESS/CHIP-SELECT DECODING AND ILLEGAL ADDRESS DETECTION
146	*			DWG B-E???? (1,3)
147	*			
148	*			
149	*			
150	*			
151	*			MEMORY ADDRESS DECODE
152	*			
153	E57	A-A-1		HC4078 I=A19,A18,A17,A16,A15,A14,A13,A12 OR=RAMADR-
154	E58	A-A-1		HC30 I=<1>, <1>, <1>, A19,A18,A17,A16,A15 O=ROMADR-
155	E59	A-A-O		HCO4 I=MEM/IQ- O=MEM-/IO
156	E60	A-A-O		HCO4 I=A14 O=A14-
157	E61	A-A-1		HC32 I=RAMADR-, MEM-/IQ O=RAMACK-
158	E62	A-A-1		HC32 I=ROMADR-, MEM-/IO O=ROMACK-
159	E63	A-A-1		HC32 I=A14, ROMACK- O=ROMLOW-
160	E64	A-A-1		HC32 I=A14-, ROMACK- O=ROMHIGH-
161	*			
162	*			MEMORY DISABLE FOR END OF BUS CYCLE AND INTERRUPT CYCLE
163	*			
164	E65	A-A-2		HC11 I=RD-, WR-, INTA- O=CYCSET-
165	E66	A-A-2		HC74 D=<1> CK=ALE CLR=CYCSET- PR=<1> Q=EOCEN-
166	E67	A-A-2		HC74 I=EOCEN-, ILADCLR- O=EOCSET-
167	E68	A-A-2		HC74 D=<1> CK=ALE- CLR=EOCSET- PR=<1> Q=MEMEN-
168	E69	A-A-2		HCO2 I=MEMEN-, ILADCLR- O=MEMDIS
169	*			
170	*			MEMORY CHIP SELECT DECODE
171	*			
172	*			
173	E70	A-A-2		HC4075 I=ROMHIGH-, AO, MEMDIS O=ROMHEVN-
174	E71	A-A-2		HC4075 I=ROMHIGH-, BHE-, MEMDIS O=ROMHODD-
175	E72	A-A-2		HC4075 I=ROMLOW-, AO, MEMDIS O=ROMLEVN-
176	E73	A-A-2		HC4075 I=ROMLOW-, BHE-, MEMDIS O=ROMLODD-
177	E74	A-A-2		HC4075 I=RAMACK-, AO, MEMDIS O=RAMEVEN-
178	E75	A-A-2		HC4075 I=RAMACK-, BHE-, MEMDIS O=RAMODD-
179	*			
180	*			
181	*			ILLEGAL MEMORY ADDRESS DETECTION
182	*			
183	E76	A-A-2		HC32 I=ROMACK-, RD- O=ILLROM
184	E77	A-A-O		HCOO I=RD-, WR- O=ILADCLR-
185	E78	A-A-2		HCOO I=ILLROM, RAMACK- O=ILMEMAD-
186	E79	A-A-2		HC11 I=MEM/IQ-, CLK, ILADCLR- O=MEMCLK
187	E80	A-A-2		HC74 D=<0> CK=MEMCLK CLR=<1> PR=ILADCLR- Q=ILMEMEN-
188	E81	A-A-2		HC32 I=ILMEMEN-, ILMEMAD- O=ILLMEM-
189	*			
190	*			\$EJECT
191	*			

OCT 10, 1986

PAGE 7

*** DE-LANG CONTROLLER COMPUTER BOARD ***

LINE #	ELEM #	LOCATION	INPUT LINE	SOURCE LISTING
238				I/O DECODING AND ILLEGAL ADDRESS DETECTION
239				DWG B-E??? (1.5)
240				
241				
242				
243				
244				
245				I/O DECODE
246	E88	A-A-3		HC138 SEL=A1,A5,A6 EN=<1>,IODEC O=X102-,X101-,X100-,PITEN-,UARTEN-,LANGWR-,LANGRD-
247	E89	A-A-0		HC08 I=MEM-/I0,INTA- O=IODEC
248				
249				
250				ILLEGAL I/O ADDRESS DETECTION
251				
252	E90	A-A-2		HC32 I=A15,A14 O=ILLADRO
253	E91	A-A-3		HC4078 I=A13,A12,A11,A10,A9,A8,A7,A0 OR=ILLADR1
254	E92	A-A-0		HC04 I=A3 O=A3-
255	E93	A-A-3		HC04 I=A2 O=A2-
256	E94	A-A-2		HC02 I=A3-,UARTEN- O=ILLUART
257	E95	A-A-2		HC02 I=A3-,PITEN- O=ILLPIT
258	E96	A-A-3		HC27 I=A3-,A2-,PICEN- O=ILLPIC
259	E97	A-A-3		HC4078 I=IQJUMPO,IQJUMP1,IQJUMP2,ILLADRO,ILLADR1,ILLUART,ILLPIT,ILLPIC NOR=ILLIOADR-
260	E98	A-A-3		PULLDOWN R=IQJUMPO
261	E99	A-A-3		PULLDOWN R=IQJUMP1
262	E100	A-A-3		PULLDOWN R=IQJUMP2
263	E101	A-A-2		HC11 I=MEM-/I0,CLK,ILADCLR- O=IOCLK
264	E102	A-A-2		HC74 D=<O> CK=IOCLK CLR=<1> PR=ILADCLR- O=ILLIOEN-
265	E103	A-A-4		HC32 I=ILLIOEN-,ILLIOADR- O=ILLIO-
266				
267				
268				\$EJECT

OCT 10, 1980

PAGE 9

*** DE-LANG CONTROLLER COMPUTER BOARD ***

SOURCE LISTING

LINE # ELEM # LOCATION INPUT LINE

305
306
307
308
309
310
311
312
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329PROGRAMMABLE INTERVAL TIMER AND PERIPHERAL CLOCK DIVIDER
DWG B-E777 (1.7)

PROGRAMMABLE INTERVAL TIMER: 82C54

E116 A-A-4 82C54 D=D7,D6,D5,D4,D3,D2,D1,DO CK=CLKO,CLK1,CLK2 OUT=PITOUTO,PITOUT1,PITOUT2 GATE=GATEO,GATE1,GATE2
ADR=A2,A1 CS=PITEN RD=RD~ WR=WR~

GATE INPUT PULL-UP RESISTORS (100K)

E117 A-A-4 PULLUP R=GATEO
E118 A-A-4 PULLUP R=GATE1
E119 A-A-4 PULLUP R=GATE2

PERIPHERAL CLOCK DIVIDER

E120 A-A-4 HC191 CK=PCLK U/D=<0> LD=RES- EN=<0> DATA=<0>,<0>,<0>,<0> 0=PITCKO,PITCK1,PITCK2,PITCK3

\$EJECT

OCT 10, 1986

PAGE 11

*** DE-LANG CONTROLLER COMPUTER BOARD ***

SOURCE LISTING

LINE # ELEM # LOCATION INPUT LINE

```

362 *
363 *
364 * DE-LANG DATA/CONTROL TRANSCEIVER INTERFACE AND DIP HEADERS FOR DISCRETE DEVICES AND JUMPERS
365 * DWG B-E??? (1.9)
366 *
367 *
368 * DE-LANG DATA/CONTROL TRANSCEIVER
369 *
370 *
371 * TRANSCEIVERS
372 *
373 *
374 *
375 *
376 *
377 *
378 *
379 * DE-LANG DATA PULL-UP RESISTORS (100K)
380 *
381 *
382 *
383 *
384 *
385 *
386 *
387 *
388 *
389 *
390 *
391 *
392 *
393 *
394 *
395 *
396 *
397 *
398 *
399 *
400 * DE-LANG CONTROL SIGNAL GENERATION
401 *
402 *
403 *
404 *
405 *
406 *
407 *
408 *
409 *
410 *
411 *
412 *
413 *
414 *
415 *

```

E129 A-B-0 82C86 A=D15,D14,D13,D12,D11,D10,D9,D8 B=NOLANG0,NOLANG1,NOLANG2,NOLANG3,LANGD11,LANGD10,LANGD9,LANGD8
 T=READ- OE=LANGDEN-
 E130 A-B-0 82C86 A=D7,D6,D5,D4,D3,D2,D1,D0 B=LANGD7,LANGD6,LANGD5,LANGD4,LANGD3,LANGD2,LANGD1,LANGD0 T=READ-
 OE=LANGDEN-
 E131 A-A-4 PULLUP R=NOLANG0
 E132 A-A-4 PULLUP R=NOLANG1
 E133 A-A-4 PULLUP R=NOLANG2
 E134 A-A-4 PULLUP R=NOLANG3
 E135 A-A-4 PULLUP R=LANGD11
 E136 A-A-4 PULLUP R=LANGD10
 E137 A-A-4 PULLUP R=LANGD9
 E138 A-A-4 PULLUP R=LANGD8
 E139 A-A-4 PULLUP R=LANGD7
 E140 A-A-4 PULLUP R=LANGD6
 E141 A-B-0 PULLUP R=LANGD5
 E142 A-B-0 PULLUP R=LANGD4
 E143 A-B-0 PULLUP R=LANGD3
 E144 A-B-0 PULLUP R=LANGD2
 E145 A-B-0 PULLUP R=LANGD1
 E146 A-B-0 PULLUP R=LANGD0
 E147 A-A-4 HC32 I=LANGRD-,RD- O=READ-
 E148 A-A-4 HC32 I=LANGWR-,WR- O=WRITE-
 E149 A-A-2 HCOO I=READ-,WRITE- O=LANGDEN
 E150 A-A-3 HCO4 I=LANGDEN O=LANGDEN-
 E151 A-A-3 HCO4 I=WR- O=WR
 E152 A-B-0 DIP14 I17=X100-,X101-,X102-,PITCK0,PITCK1,PITCK2,PITCK3 I148=IOJUMPO,IOJUMP1,IOJUMP2,CLK0,CLK1,CLK2,
 E153 A-B-0 DIP14 I17=CEXT,REXT,IX,OX... I148=REXT,<1>,OX,<0>,,
 \$EJECT

PRECEDING PAGE BLANK NOT FILMED

OCT 10, 1986

PAGE 13

*** DE-LANG CONTROLLER COMPUTER BOARD ***

SOURCE LISTING

LINE # ELEM # LOCATION INPUT LINE

ECO LISTING

```

458 *
459 *
460 *
461 $ECO 9-10-86
462 *
463 * MODIFICATION OF I/O DECODING ENABLES ON HC138
464 *
465 $MODIFY E88 SEL=A4,A5,A6 EN=<O>,<O>,IODEC O=X102-,X101-,X100-,PITEN-,UARTEN-,PICEN-,LANGWR-,LANGRD-
466 *
467 *
468 *
469 $ECO 9-16-86
470 *
471 * BUFFERING OF NOISY CLOCK SIGNAL OUT OF 82C84
472 *
473 HCO4 I=CLK- O=CK
474 *
477 $MODIFY E1 A=ADR19,ADR18,ADR17,ADR16 AD=AD15,AD14,AD13,AD12,AD11,AD10,AD9,AD8,AD7,AD6,AD5,AD4,AD3,AD2,AD
1,ADO NM1=NMI INT=INTR CK=CK BHE=BHE- MN/MX=<1> R=RD- HLD=<O> W=WR- M/1=MEM/10- DATCTL=DT/R-,DE
N- ALE=ALE INTA=INTA- TST=<O> RDY=READY RST=RESET
*
*
*
$ECO 10-10-86
*
* PULL-UPS FOR RS-232 RECEIVER BUFFERS (FOR MINIMUM HAND-SHAKING)
*
* DIP14 I17=V+12,V+12,..... I148=DSR,CTS,.....
E160 A-B-O
*
* $END

```

O ERROR(S) HAVE BEEN DETECTED

OCT 10, 1986

PAGE 2

*** DE-LANG CONTROLLER COMPUTER BOARD ***

NET NAME CROSS-REFERENCE

CTS	358,439,479,6
CTS-	339,358
CYCSET-	164,165
DEN-	37,95,96,477
DR	283,339
DSR	357,439,479,6
DSR-	339,357
DT/R-	37,95,96,477
DTR	350,439
DTR-	339,350
D0	96,140,209,221,234,278,314,339,376,446
D1	96,139,209,221,234,278,314,339,376,446
D10	95,130,203,215,229,374,446
D11	95,129,203,215,229,374,446
D12	95,128,203,215,229,374,446
D13	95,127,203,215,229,374,446
D14	95,126,203,215,229,374,446
D15	95,125,203,215,229,374,446
D2	96,138,209,221,234,278,314,339,376,446
D3	96,137,209,221,234,278,314,339,376,446
D4	96,136,209,221,234,278,314,339,376,446
D5	96,135,209,221,234,278,314,339,376,446
D6	96,134,209,221,234,278,314,339,376,446
D7	96,133,209,221,234,278,314,339,376,446
D8	95,132,203,215,229,374,446
D9	95,131,203,215,229,374,446
ENDCONV	283,432
EOCEN-	165,166
EOCSET-	166,167
FEEDBACK	73,74
GATE0	314,319
GATE1	314,320
GATE2	314,321
GND12	344,349,439
H001#	37,37,37,477,477
H002#	42,42
H003#	48,48
H004#	58,58,58
H005#	59,59
H006#	60,60
H007#	61,61
H008#	66,66,66
H009#	66,66
H010#	88,88,89
H011#	88,88,88,88
H012#	90,90
H013#	95,95,153,153,153
H014#	96,96
H015#	113,113
H016#	132,132,165,165
H017#	152,152
H018#	156,156
H019#	164,164
H020#	165,165,167,167,187
H021#	166,166,203

PRECEDING PAGE BLANK NOT FILLED

OCT 10, 1986

PAGE 4

*** DE-LANG CONTROLLER COMPUTER BOARD ***

NET NAME CROSS-REFERENCE

IR4	278,283,291
IR5	278,283,290
IR6	278,283,289
IR7	278,283,288
IX	339,412,412
LANGDEN	403,404
LANGDEN-	374,376,404
LANGDO	376,396,427
LANGD1	376,395,427
LANGD10	374,386,427
LANGD11	374,385,427
LANGD2	376,394,427
LANGD3	376,393,427
LANGD4	376,392,427
LANGD5	376,391,427
LANGD6	376,390,427
LANGD7	376,389,427
LANGD8	374,388,427
LANGD9	374,387,427
LANGRD-	60,246,401,465
LANGRDY	60,61
LANGWR-	60,246,402,465
LOO1#	37,37,66,477
LOO2#	37,37,477
LOO3#	37,37,477
LOO4#	37,37,477
LOO5#	42,42,48
LOO6#	48,48,48,48
LOO7#	53,53,53,53
LOO8#	58,58
LOO9#	60,60
LO10#	61,61,432,432,432
LO11#	66,66,95
LO12#	88,88,88
LO13#	89,89,89
LO14#	90,90
LO15#	90,90,153,439
LO16#	96,96,164
LO17#	152,152,168
LO18#	156,156
LO19#	165,165
LO20#	166,166
LO21#	173,173
LO22#	176,176
LO23#	185,185
LO24#	187,187,187
LO25#	203,203
LO26#	209,209
LO27#	215,215,264
LO28#	221,221
LO29#	229,229
LO30#	234,234,465,465
LO31#	246,246,465
LO32#	253,253
LO33#	255,255,258

PRECEDING PAGE BLANK NOT FILLED

OCT 10, 1986

PAGE 6

*** DE-LANG CONTROLLER COMPUTER BOARD ***

NET NAME CROSS-REFERENCE

ROMLODD-	176,215
ROMLOW-	158,175,176
RTS	351,439
RTS-	339,351
S	73,75,439
SDI	339,356
SDI-	356,439
SDD	339,349
SDD-	349,439
TBRE	283,339
UARTEN-	58,246,256,339,465
V+12	344,349,479.6,479.6
V-12	344,349
WR	405,432,454
WR-	37,164,184,229,234,278,314,339,402,405,477
WRITE-	402,403,432
XACK-	58,59,454
X100-	246,411,454,465
X101-	246,411,454,465
X102-	246,411,454,465
X1	48,53,53
X2	48,53,53
OWAIT	53,66
1WAIT	53,66
2WAIT	53,66
3WAIT	53,66

OCT 10, 1986

PAGE 2

*** DE-LANG CONTROLLER COMPUTER BOARD ***

NET	LD OR PINS	NET NAME DICTIONARY
CTS	1 0 D-B-10 , C-G-45 , A-U-42	
CTS-	1 10 C-G-12 , C-G-47	
CYCSET-	1 10 A-J-25 , B-A-19	
DEN-	2 0 A-C-15 , A-F-09 , A-G-20	
DR	0 10 C-C-08 , C-G-03	
DSR	1 0 D-B-09 , C-F-44 , A-U-41	
DSR-	1 10 C-F-46 , C-G-11	
DT/R-	2 0 A-C-14 , A-G-10 , A-H-21	
DTR	0 10 C-E-21 , A-U-17	
DTR-	1 10 C-E-19 , C-G-10	
D0	0 1 10 B-G-22 , C-D-35 , O-A-44 , B-E-41 , A-H-39 , A-H-13 , B-D-11 , B-U-31 , C-E-03 , C-H-01	
D1	0 1 10 B-U-08 , B-G-23 , B-D-12 , A-H-14 , A-G-39 , B-E-42 , C-A-43 , C-D-34 , C-E-04 , C-H-02	
D10	0 1 10 C-G-31 , B-B-45 , A-G-04 , A-H-25 , B-D-28 , B-G-11 , B-U-26	
D11	0 1 10 C-G-32 , B-D-46 , B-F-29 , A-H-26 , A-G-05 , B-J-12 , B-U-03	
D12	0 1 10 C-G-33 , B-D-45 , A-G-06 , A-H-27 , B-F-28 , B-J-11 , B-U-25	
D13	0 1 10 C-G-34 , B-D-44 , A-G-07 , A-H-28 , B-F-27 , B-J-10 , B-U-02	
D14	0 1 10 A-G-08 , A-H-29 , B-D-43 , B-F-26 , B-J-09 , B-U-24 , C-G-35	
D15	0 1 10 A-G-09 , A-H-30 , B-D-42 , B-F-25 , B-J-08 , B-U-01 , C-G-36	
D2	0 1 10 A-G-38 , A-H-15 , B-D-13 , B-G-24 , B-E-43 , C-A-42 , C-D-33 , C-E-05 , C-H-03 , B-U-30	
D3	0 1 10 A-G-37 , A-H-16 , B-U-07 , B-F-14 , B-J-25 , B-G-44 , C-A-41 , C-D-32 , C-E-06 , C-H-04	
D4	0 1 10 A-G-36 , A-H-17 , B-U-29 , B-F-13 , B-J-24 , B-G-43 , C-A-40 , C-D-31 , C-E-07 , C-H-05	
D5	0 1 10 A-G-35 , A-H-18 , B-U-06 , B-F-12 , B-J-23 , B-G-42 , C-A-39 , C-D-30 , C-E-08 , C-H-06	
D6	0 1 10 A-G-34 , A-H-19 , B-U-28 , B-F-11 , B-J-22 , B-G-41 , C-A-38 , C-D-29 , C-E-09 , C-H-07	
D7	0 1 10 A-G-33 , A-H-20 , B-U-05 , B-F-10 , B-J-21 , B-G-40 , C-A-37 , C-D-28 , C-E-10 , C-H-08	
D8	0 1 10 A-G-02 , A-G-32 , B-B-43 , B-D-26 , B-G-09 , B-U-27 , C-G-29	
D9	0 1 10 B-U-04 , B-G-10 , A-G-03 , A-H-24 , B-D-27 , B-B-44 , C-G-30	
ENDCONV	0 0 C-C-02 , A-U-34	
EOCEN-	1 10 A-J-29 , A-J-33	
EOCSET-	1 10 A-J-35 , B-A-26	
FEEDBACK	1 10 A-C-43 , A-D-45	
GATE0	2 0 C-C-12 , C-D-38	
GATE1	2 0 C-C-13 , C-F-38	
GATE2	2 0 C-C-14 , C-F-36	
GND12	1 0 A-U-40 , C-E-22 , C-G-24	
H001#	1 0 A-C-01 , A-C-08 , A-D-V08	
H002#	0 0 A-B-22 , A-B-V24	
H003#	0 0 A-B-30 , A-B-V32	
H004#	1 0 A-C-22 , A-D-22 , A-D-V24	
H005#	0 0 A-D-30 , A-D-V32	
H006#	0 0 A-D-39 , A-D-V40	
H007#	0 0 A-E-01 , A-F-V08	
H008#	1 0 A-E-09 , A-E-16 , A-F-V16	
H009#	1 0 A-D-10 , A-D-V16	
H010#	1 0 A-E-25 , A-F-29 , A-F-V32	
H011#	3 0 A-F-18 , A-E-22 , A-E-23 , A-E-24 , A-F-V24	
H012#	0 0 A-F-40 , A-F-V40	
H013#	3 0 A-G-01 , A-H-01 , A-H-02 , A-H-03 , A-J-01 , A-H-V08	
H014#	0 0 A-H-12 , A-H-V16	
H015#	0 0 A-H-23 , A-H-V24	
H016#	2 0 A-H-32 , A-H-V32 , A-J-28 , A-J-26	
H017#	0 0 A-H-41 , A-H-V48	
H018#	0 0 B-A-09 , B-B-V16	
H019#	0 0 B-A-17 , B-B-V24	
H020#	3 0 B-B-25 , B-A-25 , B-A-27 , B-A-29 , B-B-V32	
H021#	0 0 B-A-33 , B-B-33 , B-B-V40	

OCT 10, 1986

PAGE 4

PRECEDING PAGE BLANK NOT FILMED

*** DE-LANG CONTROLLER COMPUTER BOARD ***

NET NAME DICTIONARY

LD DR PINS

IR4	2	O	A-H-35	C-C-40	C-D-04
IR5	2	O	A-H-36	C-C-39	C-D-03
IR6	2	O	A-H-37	C-C-38	C-D-02
IR7	2	O	A-H-38	C-C-37	C-D-01
IX	1	O	D-A-03	D-A-04	C-E-13
LANGDEN	1	10	B-C-23	B-H-46	
LANGDEN-	2	10	B-H-47	C-G-37	C-H-09
LANGDO	1	O	C-H-45	C-J-02	A-U-06
LANGD1	1	O	C-H-44	C-J-03	A-U-29
LANGD10	1	O	A-U-01	C-D-15	C-H-32
LANGD11	1	O	A-U-24	C-D-16	B-H-33
LANGD2	1	O	C-H-43	C-J-04	A-U-05
LANGD3	1	O	C-H-42	C-J-05	A-U-28
LANGD4	1	O	C-H-41	C-J-06	A-U-04
LANGD5	1	O	C-H-40	C-J-07	A-U-27
LANGD6	1	O	A-U-03	C-D-11	C-J-08
LANGD7	1	O	A-U-26	C-D-12	C-J-09
LANGD8	1	O	A-U-02	C-D-13	C-H-30
LANGD9	1	O	A-U-25	C-D-14	C-H-31
LANGRD-	2	10	A-C-39	B-J-28	C-A-29
LANGRDY	1	10	A-C-41	A-D-01	
LANGWR-	2	10	A-C-40	B-J-29	C-B-31
LO01#	1	O	A-D-16	A-D-G12	A-C-10
LO02#	1	O	A-C-18	A-D-G20	
LO03#	0	O	A-A-01	A-B-G04	
LO04#	0	O	A-A-20	A-B-G20	
LO05#	1	O	A-B-G28	A-A-28	A-A-30
LO06#	2	O	A-B-33	A-B-35	A-B-G36, A-A-38
LO07#	0	O	A-B-42	A-B-G44	A-B-45, A-B-46
LO08#	0	O	A-C-28	A-D-G28	
LO09#	0	O	A-C-45	A-D-G44	
LO10#	0	O	A-U-11	A-U-12	A-U-35, A-D-G04, A-D-07
LO11#	1	O	A-F-10	A-F-G12	A-E-15
LO12#	1	O	A-E-26	A-E-27	A-F-G28
LO13#	1	O	A-F-G36	A-E-37	A-E-38
LO14#	1	O	A-E-48	A-F-G44	
LO15#	0	O	A-E-49	A-H-07	A-H-G04, A-U-22
LO16#	0	O	A-G-21	A-H-G20	A-J-23
LO17#	0	O	A-G-47	A-J-47	A-H-G44
LO18#	0	O	A-J-15	A-H-G12	
LO19#	0	O	A-J-31	A-H-G28	
LO20#	0	O	A-J-39	A-H-G36	
LO21#	0	O	B-A-07	B-B-G04	
LO22#	0	O	B-B-15	B-B-G12	
LO23#	0	O	B-B-23	B-B-G20	
LO24#	1	O	B-B-26	B-B-G28	B-B-31
LO25#	0	O	B-B-46	B-B-G44	
LO26#	0	O	B-D-14	B-D-G12	
LO27#	1	O	B-C-27	B-D-29	B-D-G28
LO28#	0	O	B-E-44	B-F-G44	
LO29#	0	O	B-G-12	B-H-G12	
LO30#	2	O	B-G-25	B-H-G28	B-H-30, B-H-31
LO31#	0	O	B-H-34	B-H-G36	
LO32#	0	O	B-H-42	B-H-G44	
LO33#	0	O	B-H-50	C-A-07	C-B-G04

PRECEDING PAGE BLANK NOT FILMED

OCT 10, 1986

PAGE 6

*** DE-LANG CONTROLLER COMPUTER BOARD ***

NET NAME DICTIONARY

LD DR PINS

NET	LD	DR	PINS
ROMLEVN-	1	10	B-B-05, B-G-39
ROMLODD-	1	10	B-B-14, B-F-24
ROMLOW-	2	10	B-A-15, B-B-11, B-B-04
RTS	0	10	C-F-19, A-U-18
RTS-	1	10	C-F-17, C-G-09
S	2	0	A-U-23, A-C-31, A-C-42
SDI	1	10	C-F-43, C-G-04
SDI-	1	0	C-F-41, A-U-43
SDD	1	10	C-E-17, C-G-14
SDD-	0	10	C-E-18, A-U-19
TBRE	0	10	C-C-07, C-G-07
UARTEN-	3	10	A-C-26, A-J-46, B-J-31, C-G-01
V+12	1	0	D-A-10, D-A-09, C-F-16, C-G-26
V-12	1	0	C-E-16, C-G-22
WR	0	10	A-U-10, B-U-36, B-H-49
WR-	9	20	A-J-18, A-C-12, A-D-40, B-H-48, C-A-35, C-B-30, C-F-29, B-J-17, B-J-04, C-E-02
WRITE-	1	10	A-U-33, B-C-21, C-B-32
XACK-	2	0	B-U-37, A-C-23, A-C-30
X100-	0	10	B-U-10, B-J-33, C-J-29
X101-	0	10	B-U-33, B-J-31, C-J-30
X102-	0	10	B-U-11, B-H-33, C-J-31
X1	1	0	A-B-31, A-A-44, A-A-45
X2	1	0	A-A-46, A-B-44, A-B-32
OWAIT	0	10	A-A-40, A-E-10
1WAIT	0	10	A-A-41, A-E-11
2WAIT	0	10	A-A-42, A-E-12
3WAIT	0	10	A-A-43, A-E-13

PRECEDING PAGE BLANK NOT FILMED

OCT 10, 1986

PAGE 2

*** DE-LANG CONTROLLER COMPUTER BOARD ***

ECO LIST - 9-16-86

ADD	A-E-14	T0	B-J-49	CLK-
REMOVE	A-A-19	T0	A-J-20	CLK
REMOVE	A-A-19	T0	A-A-24	CLK
ADD	A-A-24	T0	A-J-20	CLK
ADD	A-A-19	T0	B-J-50	CK

OCT 10, 1986

*** DE-LANG CONTROLLER COMPUTER BOARD ***

CREM.UG1.V3 -- *WIREWRAP BOARD DESCRIPTION PACKAGE -- CBM & AD 20-DECEMBER-1979

BAY-A

A-A	A-B	A-C	A-D	A-E	A-F	A-G	A-H	A-J
01 LOO3#		HOO1# 01 I 01 LANGRDY		HOO7# 01 I 01 AD8		HOO13# 01 I 01 HO13#		HO13# 01 I
02 AD14		AD15 02 I 02 RDY2EN		02 I 02 AD9		D8 02 I 02 HO13#		02 I
03 AD13		ADR16 03 I 03 RDY2		03 I 03 AD10		D9 03 I 03 HO13#		A15 03 I
04 AD12		ADR17 04 I 04 MEM-/IO		04 I 04 AD11		D10 04 I 04 A19		A16 04 I
05 AD11		ADR18 05 I 05 INTA-		05 I 05 AD12		D11 05 I 05 A18		05 I
06 AD10		ADR19 06 I 06 IODEC		06 I 06 AD13		D12 06 I 06 A17		06 I
07 AD9		BHE- 07 I 07 LO10#		07 I 07 AD14		D13 07 I 07 LO15#		ROMADR- 07 I
08 AD8		HOO1# 08 I		HO08# 09 I 09 DEN-		D14 08 I		09 RAMADR-
09 AD7		RD- 09 I 09 ALE-		OWAIT 10 I 10 LO11#		D15 09 I		10 MEM-/IO
10 AD6		LOO1# 10 I 10 HOO9#		1WAIT 11 I		DT/R- 10 I		11 RAMACK-
11 AD5		11 I 11		2WAIT 12 I				12 RAMACK-
12 AD4		WR- 12 I 12		3WAIT 13 I				13 MEM-/IO
13 AD3		MEM-/IO- 13 I 13		CLK- 14 I				14 ROMACK-
14 AD2		DT/R- 14 I 14		LO11# 15 I				15 LO18#
15 AD1		DEN- 15 I 15		HO08# 16 I				
16 AD0		ALE 16 I 16 LOO1#						
17 NM1		INTA- 17 I						
18 INTR		LOO2# 18 I		18 ADR16	HO11# 18 I 18 AD6			
19 CK		READY 19 I		19 ADR17	A16 19 I 19 AD7			
20 LOO4#		RESET 20 I		20 ADR18	A17 20 I 20 DEN-			
				21 ADR19	A18 21 I 21 LO16#			
				22 HO11#	A19 22 I			
22 RD-	HOO2# 22 I 22 HOO4#	HOO4# 22 I 22 HOO4#		23 I 23 HO11#	23 I 23 AD7			
23 RD	A3 23 I 23 XACK-	23 I 23 XACK-		24 I 24 HO11#	24 I 24 AD6			
24 CLK	A3- 24 I 24 PITEN-	ADRIINT- 24 I 24 HO11#		25 I 25 HO10#	25 I 25 AD5			
25 CLK-	A14 25 I 25 PICEN-	ROMACK- 25 I 25 HO10#		26 I 26 LO12#	26 I 26 AD4			
26 ALE	A14- 26 I 26 UARTEN-	26 I 26 LO12#		27 I 27 LO12#	27 I 27 AD3			
27 ALE-	MEM-/IO- 27 I 27 RAMACK-	RDY1 28 I			ALE 27 I 27 AD3			
28 LOO5#	MEM-/IO 28 I 28 LOO8#				HO10# 29 I 29 AD1			
					AB 30 I 30 AD0			
30 LOO5#	HOO3# 30 I 30 XACK-	HOO5# 30 I 30 AD9		29 ADR	A9 31 I			
31 PCLK	X1 31 I 31 S	AD8 31 I 31 AD10			A10 32 I 32 D8			
32 ALE	X2 32 I 32 R	AD9 32 I 32 AD11			A11 33 I 33 D7			
33 RDY1	LOO6# 33 I 33 ADR19	AD10 33 I 33 AD12			A12 34 I 34 D6			
34 READY	34 I 34 ADR18	AD11 34 I 34 AD13			A13 35 I 35 D5			
35 RDY2	LOO6# 35 I 35 ADR17	AD12 35 I 35 AD14			A14 36 I 36 D4			
36 ALE	36 I 36 ADR16	AD13 36 I 36 AD15			A15 37 I 37 D3			
37 CLK	RES- 37 I 37 AD15	AD14 37 I 37 LO13#			ALE 38 I 38 D2			
38 LOO6#	RESET 38 I				HO12# 40 I			
					AD 41 I 41 RAMADR-			
40 OWAIT	RDY2EN 40 I 40 LANGWR-	HOO6# 39 I			A1 42 I 42 A19			
41 IWAIT	NMI 41 I 41 LANGRDY	WR- 40 I 40 AD0			A2 43 I 43 A18			
42 IWAIT	LOO7# 42 I 42 S	RD- 41 I 41 AD1			A3 44 I 44 A17			
43 IWAIT	43 I 43 FEEDBACK	ILADCLR- 42 I 42 S			A4 45 I 45 A16			
44 X1	X2 44 I 44 RES-	RES- 43 I 43 AD3			A5 46 I 46			
45 X1	LOO7# 45 I 45 LOO9#	R 44 I 44 AD4			A6 47 I 47 LO17#			
46 X2	LOO7# 46 I	FEEDBACK 45 I 45 AD5			A7 48 I			
		46 AD6			A8 49 I			
		47 AD7			ALE 50 I			
		48 LO14#						
		49 LO15#						
		50						

OCT 10. 1986

*** DE-LANG CONTROLLER COMPUTER BOARD ***

CREM.UG1.V3 -- *WIREWRAP BOARD DESCRIPTION PACKAGE -- CBM & AD 20-DECEMBER-1979

BAY-C

C-A	C-B	C-C	C-D	C-E	C-F	C-G	C-H	C-J
01 A3-	HO38#	01 I 01	IR7 01 I 01	RD-		UARTEN-	01 I 01	DO
02 A2-	PICEN-	02 I 02	IR6 02 I 02	WR-		HO46#	02 I 02	D1
03	ILLPIC	03 I 03	IR5 03 I 03	DO		DR	03 I 03	D2
04		04 I 04	IR4 04 I 04	D1		SDI	04 I 04	D3
05		05 I 05	IR3 05 I 05	D2			05 I 05	D4
06		06 I 06	IR2 06 I 06	D3		RESET	06 I 06	D5
07 LO33#		07 I 07	IR1 07 I 07	D4		IBRE	07 I 07	D6
08		08 DR	IRO 08 I 08	D5			08 I 08	D7
09	HO39#	09 I -		D6		RIS-	09 I 09	LANGDEN-
10 IOJUMPO	ILIOADR-	10 I 10	HO42# 10 I 10	D7		DTR-	10 I 10	LO43#
11 IOJUMP1	ILLPIC	11 I 11	LANGD6 11 I 11	A1		DSR-	11 I	
12 IOJUMP2	ILLPII	12 I 12	LANGD7 12 I 12	A2		CTS-	12 I	
13 ILLADRO	ILLUART	13 I 13	LANGD8 13 I 13	IX		LO43#	13 I	
14	ILLADR1	14 I 14	LANGD9 14 I 14	OX		SDO	14 I	
15 LO34#		15 I 15	LANGD10 15 I -					
17 IOJUMPO	LO35#	17 I 17	LANGD11 16 I 16	V-12		V+12	16 I 16	HO47#
18 IOJUMP1		18 I -	NOLANG3 17 I 17	SDO		RTS-	17 I 17	
19 IOJUMP2		19 I 19	HO43# 19 I 19	DTR-		HO48#	18 I 18	
20		20 I 20	REXT 20 I 20	HO48#		RIS	19 I 19	
21		21 I 21	HO43#				20 I 20	
22		22 I 22	ADRLIN-			HO48#	21 I 21	
23		23 I 23					22 I 22	V-12
24		24 I 24					23	
25		25					24	
26 ILLIOEN-	HO40#	26 I 26	LO39#				25	
27 ILLIOADR-		27 I					26	
28 ILLIO-		28 I					27	
29 LANGRD-		29 I						
30 RD-		30 I						
31 READ-		31 I						
32 LO36#		32 I						
33		33 I						
34 PICEN-		HO41# 34 I 34	D1					
35 WR-		A1 35 I 35	DO					
36 RD-		INTA- 36 I 36	CLKO					
37 D7		IR7 37 I 37	PIIOUTO					
38 D6		IR6 38 I 38	GATEO					
39 D5		IR5 39 I 39	LO40#					
40 D4		IR4 40 I -						
41 D3		IR3 41 I 41	LO41#					
42 D2		IR2 42 I 42	PIIICK1					
43 D1		IR1 43 I 43	PIIICKO					
44 DO		IRO 44 I 44	LO41#					
45		INIR 45 I 45	LO41#					
46		46 I 46	PIIICK2					
47 LO37#		47 I 47	PIIICK3					
48		48 I 48	LO41#					
49		49 I 49						
50		50 I 50						
51		51 I 51						
52		52 I 52						
53		53 I 53						
54		54 I 54						
55		55 I 55						
56		56 I 56						
57		57 I 57						
58		58 I 58						
59		59 I 59						
60		60 I 60						
61		61 I 61						
62		62 I 62						
63		63 I 63						
64		64 I 64						
65		65 I 65						
66		66 I 66						
67		67 I 67						
68		68 I 68						
69		69 I 69						
70		70 I 70						
71		71 I 71						
72		72 I 72						
73		73 I 73						
74		74 I 74						
75		75 I 75						
76		76 I 76						
77		77 I 77						
78		78 I 78						
79		79 I 79						
80		80 I 80						
81		81 I 81						
82		82 I 82						
83		83 I 83						
84		84 I 84						
85		85 I 85						
86		86 I 86						
87		87 I 87						
88		88 I 88						
89		89 I 89						
90		90 I 90						
91		91 I 91						
92		92 I 92						
93		93 I 93						
94		94 I 94						
95		95 I 95						
96		96 I 96						
97		97 I 97						
98		98 I 98						
99		99 I 99						
100		100 I 100						

OCT 10, 1986

*** DE-LANG CONTROLLER COMPUTER BOARD ***

CREM.UG1.V3 -- *WIREWAP BOARD DESCRIPTION PACKAGE --- CBM & AD 20-DECEMBER-1979

I/O CONNECTORS

A-U-		B-U-		C-U-	
01 LANGD10	LANGD11	01 D15	D14	01	24
02 LANGD8	LANGD9	02 D13	D12	02	25
03 LANGD6	LANGD7	03 D11	D10	03	26
04 LANGD4	LANGD5	04 D9	D8	04	27
05 LANGD2	LANGD3	05 D7	D6	05	28
06 LANGD0	LANGD1	06 D5	D4	06	29
07 A2	A3	07 D3	D2	07	30
08		08 D1	D0	08	31
09 READ-	A1	09		09	32
10 WR	WRITE-	10 X100-	X101-	10	33
11 LO10#	ENDCONV	11 X102-	A1	11	34
12 LO10#	LO10#	12 A0	A3	12	35
13 LO46#	LO46#	13 A2	WR	13	36
14	LO46#	14 RD	XACK-	14	37
15		15		15	38
16		16		16	39
17 DTR	GND12	17		17	40
18 RTS	DSR	18		18	41
19 SDO-	CTS	19		19	42
20	SDI	20		20	43
21		21		21	44
22 LO15#		22		22	45
23 S	R	23		23	46
D-U-					
01					
02					
03					
04					
05					
06					
07					
08					
09					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					

PRECEDING PAGE BLANK NOT FILMED

OCT 10, 1986

*** DE-LANG CONTROLLER COMPUTER BOARD ***
CREM.UG1.V3 -- *WIREFRAP BOARD DESCRIPTION PACKAGE -- CBM & AD 20-DECEMBER-1979

PLUGGING LIST

PLUG PIN 1 OF: INTO:

80C86	A-A-01
HCO4	A-A-22
82C84	A-A-30
DIP14	A-A-40
HC30	A-C-22
HI104	A-C-30
HCO0	A-C-39
HCO8	A-D-01
HC194	A-D-09
82C82	A-E-18
82C82	A-E-29
82C82	A-E-40
82C86	A-F-01
82C86	A-G-12
HI104	A-G-23
HI104	A-G-32
HC4078	A-G-41
HC30	A-H-01
HC32	A-J-09
HC11	A-J-17
HC74	A-J-25
HC32	A-J-33
HC02	A-J-41
HC4075	B-A-01
HC4075	B-B-09
HCO0	B-B-17
HC74	B-B-25
27C64	B-B-33
27C64	B-D-01
27C64	B-D-16
27C64	B-E-31
HM6516	B-G-01
HM6516	B-G-14
HC138	B-H-27
HC4078	B-H-36
HCO4	B-H-44
HC27	C-A-01
HC4078	C-A-09
LOW104	C-A-17
HC32	C-A-26
82C59A	C-A-34
DIP16	C-C-01

Appendix B

Software Source Listings

1. MON86
2. VRTX and TRACER Board Support Packages

```

1  ;
2  ; *****
3  ; *
4  ; *      8086 Mini-monitor
5  ; *
6  ; *      by Steve Rowe and Dan Beckett
7  ; *
8  ; *      27-Mar-86
9  ; *
10 ; *      Modified for Langmuir probe by S. Rowe and J. Seldin Aug/Sep '86
11 ; *      Modified to allow 16-bit I/O Oct. '86
12 ; *
13 ; *****
14 ;
15 ;
16 ;      8252 UART Status Register and Input/Output Register Addresses
17 ;
18 USRADR EQU 032H ; UART Status Register Address
19 MSRADR EQU 036H ; Modem Status Register Address
20 URTIN EQU 030H ; Data from UART
21 URTOUT EQU 030H ; Data to UART
22 ;
23 ;      8259A PIC Control Word Address
24 ;
25 ICW1AD EQU 020H ; Address to store ICW1
26 ICW2AD EQU 022H ; Address to store ICW2
27 ;
28 NREGS EQU 22 ; number of register names
29 ;
30 ;

```

= 0032
 = 0036
 = 0030
 = 0030
 = 0020
 = 0022
 = 0016

ORIGINAL PAGE IS
 OF POOR QUALITY


```
96 PAGE
97 ;
98 ; Set up data and stack segment
99 ;
100 PUBLIC MONIT
101 MONIT: CLI
102 PUSH DS
103 PUSH AX
104 MOV AL, 0FFH
105 OUT ICW2AD, AL
106 MOV AX, MONDAT
107 MOV DS, AX
108 POP AX
109 MOV REGS, AX
110 MOV REGS+2, BX
111 MOV REGS+4, CX
112 MOV REGS+6, DX
113 MOV AX, SP
114 ADD AX, 8
115 MOV REGS+8, AX
116 MOV REGS+10, BP
117 MOV REGS+12, SI
118 MOV REGS+14, DI
119 POP AX
120 POP BX
121 POP CX
122 MOV REGS+16, CX
123 MOV REGS+18, AX
124 MOV CX, SS
125 MOV REGS+20, CX
126 MOV AX, ES
127 MOV REGS+22, AX
128 MOV REGS+24, BX
129 POP AX
130 MOV REGS+26, AX
; disable interrupts
; Mask all inputs to PIC
; get segment address of system RAM
; store it in the data segment register
; Add offset of Interrupt to stack ptr
; Get DS into AX
; Get old Inst. Ptr into BX
; Get old CS into CX
; save CS
; save DS
; save SS
; save ES
; save old IP
; get old flags from stack
; save old PSW
```

INTO PORT #20
" " #22
" " #24

158 PAGE
159 ;
160 ; Now figure out which command was asked for
161 ;
162 CMP CMD,'D' ; display command?
163 JNE LL1
164 MOV DX,16
165 CALL DISPLAY ; yes, call routine
166 JMP MLOOP
167 ;
168 LL1: CMP CMD,'I' ; input from port command?
169 JNE LL2
170 CALL INPUT ; yes, call routine
171 JMP MLOOP
172 ;
173 LL2: CMP CMD,'O' ; output to port command?
174 JNE LL3
175 CALL OUTPUT ; yes, call routine
176 JMP MLOOP
177 ;
178 LL3: CMP CMD,'R' ; register command?
179 JNE LL4
180 CALL REGSTR ; yes, call routine
181 JMP MLOOP
182 ;
183 LL4: CMP CMD,'S' ; set memory command?
184 JNE LL5
185 CALL STORE ; yes, call routine
186 JMP MLOOP
187 ;
188 LL5: CMP CMD,' ' ; no command?
189 JE MLOOP ; yes, get new input line
190 CMP CMD,'Q' ; quit command?
191 JNE LL6
192 MOV AL,0FFH
193 OUT ICW2AD,AL
194 MOV AL,020H
195 OUT ICW1AD,AL
196 MOV SP,REGS+8 ; restore stack pointer
197 MOV AX,REGS+20 ; and stack segment register.
198 MOV SS,AX
199 MOV AX,REGS+26 ; Get flags register
200 PUSH AX ; Put it on the stack for IRET
201 MOV AX,REGS+16 ; Get old code segment
202 PUSH AX ; Put it on the stack for IRET
203 MOV AX,REGS+24 ; Get instruction pointer
204 PUSH AX ; IRET stack is ready. Now restore others
205 MOV AX,REGS+22
206 ES,AX
207 DI,REGS+14
208 SI,REGS+12
209 BP,REGS+10
210 DX,REGS+6
211 CX,REGS+4

Page 1 of 1

```

02D6 8B 16 006F R
02DA A1 006D R
02DD EF
02DE C3

241 PAGE
242 ;
243 ;
244 ;
245 ;
246 ;
247 ;
248 ;
249 OUTPUT: MOV DX,PAR2 ; get port number
250 MOV AX,PAR1 ; get number to output
251 ;
252 OUT DX,AX ; output value
253 ;
254 RET ; return
255 ;

```



```

486 PAGE
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534

;*****
;
; LGLPAR takes a pointer [BP+SI] to a parameter in a character
; buffer and returns:
;   CL = 01, AL = register index if param is a register name
;   CL = 02, AX = param_value if param is a valid hex number
;   CL = 03, AX = ? if param is none of the above
;*****
;
LGLPAR: PUSH DX      ; save workspace registers
        PUSH BX
        get first two chars into AX
;
        MOV AX,WORD PTR CHRBUF[SI]
        XCHG AL,AH
        INC SI
        INC SI
;
        CALL FAR PTR ASCBIN      ; try to convert to number
        CMP BH,00      ; is it an error?
        JNE NOTNUM
;
        so far so good, check to see if it's a two byte number
;
        CMP CHRBUF[SI],''
        JE DONE2
;
        possibly a two byte number
;
        MOV DX,BX      ; Save BX
        MOV AX,WORD PTR CHRBUF[SI] ; get next two chars
        XCHG AL,AH      ; put them in proper order
        INC SI
        INC SI
;
        CALL FAR PTR ASCBIN      ; attempt conversion
        CMP BH,00      ; error
        JNE BADPR      ; Yes, return
;
        legal 4-digit hex number. scoot bytes around
;
        MOV AH,DL      ; Transefer both halves of number
        MOV AL,BL      ; into return parameter and
        JMP DONE4      ; go home with legal value
;

```

```

578 PAGE
579 ;
580 ;*****
581 ;
582 ; GETLIN inputs a line from the keyboard and stores it in
583 ; the buffer CHRBUF
584 ;
585 ;*****
586 ;
587 GETLIN: MOV SI,79 ; fill buffer with blanks
588 LEA BP,CHRBUF
589 MOV AL,' '
590 ;
591 BLOOP: MOV DS:[BP+SI],AL ; blank character
592 SI ; move to next character
593 JGE BLOOP ; continue looping for all
594 ;
595 MOV SI,0 ; point at first buffer position
596 ;
597 CHWAIT: IN AL,USRADR ; Character in yet?
598 TEST AL,040H
599 JZ CONT
600 PUSH DS
601 MOV BX,MONDAT
602 MOV DS,BX
603 MOV DS:USR,AL
604 POP DS
605 AND AL,80H ; Mask off irrelevant bits
606 CMP AL,0
607 JE CHWAIT ; Not ready yet. keep looping.
608 IN AL,URTRIN ; Get character
609 CMP AL,13 ; carriage return pressed?
610 JE GOTLIN ; yes, exit routine
611 CMP AL,07FH ; a DEL character?
612 JE CHRDEL ; Yes. Pretend it's a backspace
613 CMP AL,08 ; Backspace?
614 JNE NOCTRL ; No. It must be a normal char.
615 CMP SI,0 ; If nothing to delete, don't.
616 JE CHWAIT ; Else save regs and display bs.
617 PUSH BP
618 PUSH SI
619 PUSH DS
620 MOV AX,CS
621 MOV DS,AX
622 LEA AX,BCKSPC ; send backspace sequence to term.
623 CALL FAR PTR SNDBUF
624 POP DS
625 POP SI
626 POP BP
627 DEC SI ; Delete character from buffer, too.
628 MOV BYTE PTR DS:[BP+SI],' ' ; put a blank back
629 JMP CHWAIT
630 ;
631 NOCTRL: CMP AL,061H ; Is it lower-case?

```



```
05DB D0 E3
05DD 0A D8
05DF B7 00
05E1 EB EE
```

SHL	BL, 1
OR	BL, AL
MOV	BH, 0
JMP	LEEVE

```

; blend in LSB bits
; clear error flag
; go home

```

```
766 PAGE
767 *****
768 *****
769 *****
770 *****
771 *****
772 *****
773 *****
774 *****
775 *****
776 *****
777 *****
778 *****
779 *****
780 *****
781 *****
782 *****
783 *****
784 *****
785 *****
786 *****

0602 83 FE 2C
0605 7F 57
0607 2E: 8B 84 0030 R
060C C6 06 0000 R 0D
0611 C6 06 0001 R 0A
0616 88 26 0002 R
061A A2 0003 R
061D C6 06 0004 R 3A
0622 C6 06 0005 R 20

0627 83 FE 1C
062A 7D 44

SI,NREGS*2 ; Is it a valid register?
BDPAR ; No. display message & return home
AX,CS:REGNMS[SI] ; Get reg. name
CHRBUF,13 ; carriage return and
CHRBUF+1,10 ; line feed at beginning
CHRBUF+2,AH ; Put 1st char. in output buffer
CHRBUF+3,AL ; Put 2nd char. in output buffer
CHRBUF+4,',' ; Format output nicely
CHRBUF+5,','

SI,28 ; Past 14th register?
BIT8 ; YES. Must be an 8-bit reg.
```

DISREG displays the value of the register whose name is pointed at by REGNMS[SI]

```

808      PAGE
809      ;
810      ; Illegal register. Print error message
811      ;
812      BDPAR: LEA AX,PARMSG ; point at error message
813      PUSH DS
814      MOV BX,CS
815      MOV DS,BX
816      CALL SNDBUF
817      POP DS
818      JMP LEEV
819      ;
820      ; 8-bit register handler
821      ;
822      BIT8: MOV AX,SI ; Put SI into a math register
823      SUB AX,01CH ; Trim off fat
824      SHR AX,1 ; Divide by 2 to point at correct entry
825      MOV SI,AX ; Restore SI
826      BP,REGS ; Point at table of register values
827      MOV AL,DS:[BP+SI] ; Get value of register from table
828      ;
829      CALL BINASC ; convert value to ASCII coded HEX
830      MOV CHRBUF+6,BH ; move digits into output buffer
831      MOV CHRBUF+7,BL
832      MOV CHRBUF+8,0 ; NULL char. line terminator
833      ;
834      LEA AX,CHRBUF ; Send line to terminal
835      CALL SNDBUF
836      ;
837      ; Restore registers and leave
838      ;
839      LEEV: RET
840      MONSEG ENDS
841      END

```

; OF ASSEMBLY

ORIGINAL PAGE IS
OF POOR QUALITY

Board support package for the Seldin-1
 Implementing VRTX and TRACER (hopefully)
 With polled downloading routine
 and XON/XOFF transmission
 Version 0.2

Programmer..... Eugene Walden
 Supervisor..... Bruce Block
 Date..... 5-1-87

SYSTEM CONFIGURATION

This system will implement VRTX and TRACER using a two- vector system.
 the way in which VRTX is called in version 0.0 is with an interrupt. If
 TRACER is added into the system, four possible setups present themselves:

- 1) single vector, single I/O channel
- 2) single vector, two I/O channels
- 3) two vectors, single I/O channel
- 4) two vectors, two I/O channels

I will use method #2.

When adding TRACER to an existing board support package with VRTX, the
 following additions must be made:

- 1) add interrupt # 1 for trace mode
- 2) add interrupt # 3 for support of breakpoints
- 3) add an interrupt in the IVT somewhere which has the starting
 point of TRACER if the two vector method is being used.
- 4) construct the configuration table for TRACER
- 5) place the address of the configuration table for TRACER at an off-
 set of -4 from the beginning of the configuration table for VRTX.
- 6) call TR_INIT before VRTX_INIT or VRTX_GO

VRTX workspace calculation:

Name	Description	Value
**	VRTX system variables	256 (fixed)
t	Maximum number of tasks in system	13
us	User stack size	8
p	Number of memory partitions in system	
b	Number of memory blocks in system	
q	Number of queues in system	
qe	Number of queue elements in system	
s	Separate interrupt stack flag	0 (unused)
is	Interrupt stack flag	0 (unused)
	256 + 48t + 10p + 6b + 12q + 4qe + s	

0000	00 00 00 00	109	TAB	DD	BYTE	
0000	00 00 00 00	110		DW	0000H	:reserved by 8086-- not used here
0004	0000	111		DW	TRC_SS_ADDR_IP	:inst. ptr. of entry point for TRACER
		112		DW		:single step interrupts
0006	F180	113		DW	TRACER_CODE_SEG	:code segment of above
0008	00 00 00 00	114		DD	0000H	:reserved by 8086-- not used here
000C	0000	115		DW	TRC_BP_ADDR_IP	:inst. ptr. of entry point for TRACER
		116		DW		:breakpoint interrupts
000E	F180	117		DW	TRACER_CODE_SEG	:code segment of above
0010	0000	118		DW	0000H	:reserved by 8086-- not used here
0012	02 (119		DD	2 DUP(?)	:unused
	????????	119		DD		
001A	008F ---- R	120		DD	CHAR_REC	:pointer to data received handler
001E	00D8 ---- R	121		DD	CHAR_TRANS	:pointer to data received handler
0022	00 00 00 00	122		DD	0000H	:timer #2 interrupt-- not used
0026	0054 ---- R	123		DD	CLOCK_INT	:pointer to clock interrupt handler
002A	00 00 00 00	124		DD	0000H	:timer #0 interrupt-- not used
002E	13 (125		DD	19 DUP(?)	:unused
	????????	125		DD		
007A	0000	126		DW	VRTX_IP	:VRTX entry point
007C	F000	127		DW	VRTX_CS	:VRTX entry point
007E	5E (128		DD	94 DUP(?)	:unused
	????????	128		DD		
01F6	00 00 00 00	129		DD	CFTBL	:pointer to configuration table
01FA	0000	130		DW	TRC_ENTRY_IP	:TRACER entry point IP
01FC	F180	131		DW	TRACER_CODE_SEG	:TRACER entry point CS
01FE	7F (132		DD	127 DUP(?)	:unused
	????????	132		DD		
03FA		133		VEC_TBL ENDS		
		134				
		135				

```

= 0021
= 0080
= 0080

188 XON EQU 021H ;resume output
189 RXRDY EQU 080H ;used to check USR to see if data received
190 RXRDY_MASK EQU 080H ;masks out lower 7 bits of USR
191
192 ;
193 ;
194 ; This next block of EQU's defines the various return codes for calls
195 ; used in this board- support- package.
196 ;
197 ;
198 RET_OK EQU 000H ;successful return--
199 ;for all commands
200 ;task ID error
201 ER_TID EQU 001H ;for SC_TCREATE
202 ;no TCB's available
203 ER_TCB EQU 002H ;for SC_TCREATE
204 ;mailbox in use
205 ER_MIU EQU 005H ;for SC_POST
206 ;zero message
207 ER_ZMW EQU 006H ;for SC_POST
208 ;buffer full
209 ER_BUF EQU 007H ;for UI_RXCHR
210 ;time out
211 ER_TMO EQU 00AH ;for SC_PEND
212 ;fatal initialization error
213 ER_INI EQU 00FH ;for VRTX_INIT
214 ;no character present
215 ER_NCP EQU 010H ;for UI_TXRDY
216
217
218
219
220
221 INIT PROC FAR
222
223 ;*** stack for VRTX_INIT ***
224
225 MOV PROTOCOL_STAT,CASE_0 ;initialize XON/XOFF flag
226 SP,OFFSET TOS ;set up temporary stack
227 MOV AX,STACK_SEG ;of 64-bytes for
228 MOV SS,AX ;VRTX initialization
229
230 ;*** call VRTX_INIT ***
231
232 MOV AX,VRTX_INIT ;get VRTX_INIT entry point
233 INT VRTX ;call VRTX
234 CMP AX,0 ;any errors?
235 JZ P_INIT
236
237
238
239
240
241

```

```

282 .....
283 .....
284 .....
285 .....
286 .....
287 .....
288 .....
289 .....
290 .....
291 .....
292 .....
293 .....
294 .....
295 .....
296 .....
297 .....
298 .....
299 .....
300 .....
301 .....
302 .....
303 .....
304 .....
305 .....
306 .....
307 .....
308 .....
309 .....
310 .....
311 .....
312 .....
313 .....
314 .....
315 .....
316 .....
317 .....
318 .....
319 .....
320 .....
321 .....
322 .....
323 .....
324 .....
325 .....
326 .....
327 .....
328 .....
329 .....
330 .....
331 .....
332 .....
333 .....
334 .....
335 .....

```

.....

This block will initialize the 8254 Programmable Interval Timer. This device is being used for the following purpose:

-- To generate interrupts every 10ms for the VRTX system clock

Programming the 8254 involves two basic steps:

1) Write a control word to the 8254 which will inform it as to what information will be sent next, i.e. which timer, how the count is to be sent, etc.

2) Write the initial count value to the proper timer register

The control word bits specify the following:

b7 b6 b5 b4 b3 b2 b1 b0

.....

Description:

sc1, sc0 ... timer select

00 => select timer #0

01 => select timer #1

10 => select timer #2

11 => allows for read-back of current count

rw1, rw0 ... how init count is to be written into the timer register

00 => counter latch command

01 => Read/Write least significant byte only

10 => Read/Write most significant byte only

11 => Read/Write least significant, then most significant

m2, m1, m0 ... determines which mode the timer will operate in

000 => mode 0: interrupt on terminal count

001 => mode 1: hardware retriggerable one-shot

x10 => mode 2: rate generator

x11 => mode 3: square wave mode

100 => mode 4: software triggered mode

101 => mode 5: hardware triggered strobe

bcd determines if the counter will be BCD or 16-bit binary

0 => normal 16-bit binary counter

1 => BCD counter, 4 decades

.....

Summary:

Through the use of the select bits, each timer may be individually accessed and set up accordingly. Once the control words have set up the timer operation, then the initial count values may be written to the appropriate timer register. On the Seldin-1, the ports are as follows:

Control Register = \$40

Timer #0 Register = \$42

Timer #1 Register = \$44

Timer #2 Register = \$46

Thus, the programming sequence is as follows:

1) Set up timer

0064

```

448      CLOCK_INT      ENDP
449
450
451
452
453      Initialization for the 8259 Programmable Interrupt Controller
454
455      The 8259 PIC requires the following data to be programmed into it
456      before it will operate correctly:
457      - is there only one PIC, or are there more?
458      - what is the address interval of the IVT?
459      - what is the beginning address of the interrupt vector table?
460      - is the CPU an 8086/8088 or an 8085?
461      - auto or normal end of interrupt?
462      - fully nested or not fully nested mode?
463      This information is given to the PIC via initialization words:
464      - ICW1
465      - ICW2
466      - ICW3 if in cascaded mode
467      - ICW4
468      I will set up the PIC as follows:
469      - single mode
470      - address interval of 4 bytes
471      - edge triggered mode
472      - 8086 mode
473      - normal end-of-interrupt
474      - special fully-nested mode
475      Note: I do not need ICW3
476
477      To begin initialization of the PIC, the first initialization word
478      must be written to the lower address. It is recognized as the
479      start of the initialization process when A0 = 0 and D4 = 1. Once
480      the first ICW has been recognized, the PIC looks for the rest of
481      the sequence in the following order:
482      1) ICW2
483      2) ICW3, if in cascaded mode (indicated in ICW1)
484      3) ICW4, if specified in ICW1
485      All initialization control words, other than the first, will go to
486      the higher address. Once the PIC is initialized, operation control
487      words may be sent at any time, and as many times as desired. The
488      OCWs are distinguished from one another as follows:
489      - OCW1 is any word sent to the higher address after initial-
490      ization.
491      - OCW2 is any word sent after initialization with A0 = 0,
492      D4 = 0, and D3 = 0.
493      - OCW3 is any word sent after initialization with A0 = 0,
494      D4 = 0, and D3 = 1.
495
496
497
498
499
500      Calculations for ICWs and OCWs
501

```

Interrupt Vector Table Structure

Int. # (type)	Source	IVT location (IP:CS)
0	Divide by zero error	00
1	Single step	04
2	Non-maskable interrupt	08
3	One-byte interrupt	0C
4	Interrupt on overflow	10
	Unused	
7	UART-- data received	20
8	UART-- transmit completed	24
9	PIC-- timer #2 interrupt	28
10	PIC-- timer #1 interrupt	2C
11	PIC-- timer #0 interrupt	30
	Unused	
32	VRTX entry pointer	80
	Unused	
128	Configuration table ptr.	200
129	Pointer to TRACER entry	204
	Unused	
255	Unused	3FF

NOTE:

- The first five interrupts (0 - 4) are reserved by the 8086

How to calculate the Interrupt Vectors

First of all, the base address of the IVT is programmed into the PIC via ICW2. All of the PIC's address calculations are made relative to this. The PIC on the Seldin-1 incorporates 7 of 8 interrupts (if more necessary, more PICs can be cascaded, yielding up to 64 hardware interrupts).

Lowest priority

- I0 = UART/ data received
- I1 = UART/ data transmission complete
- I2 = third timer interrupt from the PIC
- I3 = second timer interrupt
- I4 = first timer interrupt
- I5 = bad address interrupt
- I6 = end conv (from ALP)

Highest priority

- I7 = not used

When one or more of the interrupt requests are generated, the PIC does

```

634 .....
635 .....
636 .....
637 .....
638 .....
639 .....
640 .....
641 .....
642 .....
643 .....
644 .....
645 .....
646 .....
647 .....
648 .....
649 .....
650 .....
651 .....
652 .....
653 .....
654 .....
655 .....
656 .....
657 .....
658 .....
659 .....
660 .....
661 .....
662 .....
663 .....
664 .....
665 .....
666 .....
667 .....
668 .....
669 .....
670 .....
671 .....
672 .....
673 .....
674 .....
675 .....
676 .....
677 .....
678 .....
679 .....
680 .....
681 .....
682 .....
683 .....
684 .....
685 .....
686 .....
687 .....

Initialization for the 8252 UART
-----

Only three control registers need to be initialized on the 8252:
1) UART Control Register (UCR)
2) Baud Rate Selector Register (BRSR)
3) Modem Control Register (MCR)

The UCR sets up the following:
1) word length
2) parity
3) number of stop bits

The BRSR computes the baud rate given the following:
1) prescaler select-- divides the clock frequency
2) divisor select-- divides the result further into a baud rate
3) CO select-- determines if the CO pin of the UART will output the external clock frequency or the baud rate generator.

The MCR is used for the following:
1) control of the output of the following pins on the 8252:
a. RTS ..... request to send
b. DTR ..... data terminal ready
c. INTEN ..... interrupt enable
d. REN ..... receiver enable
e. MIEN ..... modem interrupt enable
2) selects mode:
a. normal
b. transmit break
c. echo mode
d. loop test mode

The Seldin-1 has the following addresses for the ports:
1) $30 => data I/O
2) $32 => UART control and status registers
3) $34 => modem control register
4) $36 => bit rate select register and modem status register

Thus, each address corresponds to two possible operations. Possible instructions:
- OUT nn --> $30 outputs a character to the serial port
- IN AX <-- $30 will input a character from the serial port
- OUT nn --> $32 initializes the UCR
- IN AX <-- $32 reads the UART Status Register
- OUT nn --> $34 initializes the MCR
- IN AX <-- $34 reads the MCR
- OUT nn --> $36 selects the baud rate
- IN AX <-- $36 reads the Modem Status Register

I will use the following to initialize the UCR, MCR, and BRSR:

UCR_CTRL:
- D7 - D6 are reserved for future use-- set to 0
- D5 - D4 = 10 for 7-bit characters
- D3 - D1 = 000 for even parity
- D0 = 0 for one stop bit

MCR_CTRL:
- D7 = 0 for normal operation
- D6 = 0 to disable modem interrupt

```



```
742 ; 1 = output stopped, but no transmit interrupt has occurred
743 ; 2 = output stopped, and a transmit interrupt has occurred
744 ; I use the standard <ctrl> s as XOFF and <ctrl> q as XON
745 ; The pseudo code for the routines can be found in the system release notes,
746 ; but in case they have disappeared, I will include it here. The flowcharts
747 ; for these routines should be around somewhere in my external documentation.
748 ;
749 ; RECEIVE:
750 ;   get character from UART
751 ;   if flag is 0 then
752 ;     if character is <ctrl> s then
753 ;       set flag to 1
754 ;     else
755 ;       post character with UI_RXCHR
756 ;     endif
757 ;   else
758 ;     if character is <ctrl> q then
759 ;       if flag is 2 then
760 ;         do transmit_char
761 ;       endif
762 ;       set flag to 0
763 ;     else
764 ;       post character with UI_RXCHR
765 ;     endif
766 ;   endif
767 ;
768 ; TRANSMIT:
769 ;   if flag is 0 then
770 ;     do transmit_char
771 ;   else
772 ;     set flag = 2
773 ;   endif
774 ;
775 ; TRANSMIT_CHAR:
776 ;   get character from VRTX using UI_TXRDY
777 ;   output character to UART
778 ;
779 ;
780 ;
781 ;
782 ;
783 ;
784 ;
785 ;
786 ;
787 ;
788 ;
789 ;
790 ;
791 ;
792 ;
793 ;
794 ;
795 ;
```

Character received interrupt handler

This procedure will be accessed whenever the DR pin on the 8252 UART becomes active. The handler uses the following calls:

- 1) UI_ENTER/EXIT as usual
- 2) UI_RXCHR:

ENTRY:

- AX = UI_RXCHR (0013H)
- CH = character

EXIT:

- AX = return code

```

850 ; AX = return code
851 ; CH = character
852 ; Therefore, the handler simply requests the next character to be printed,
853 ; and then the TXRDY driver will output the character to the appropriate
854 ; device.
855 ;
856 ;
857 ;
858 CHAR_TRANS PROC FAR
859 ;*** enter system mode ***
860
861 PUSH AX ;save for UI_EXIT to restore
862
863 ;*** request next character to be printed ***
864
865 CMP PROTOCOL_STAT,CASE_0
866 JNE SETFLAGG
867 MOV AX,UI_TXRDY
868 INT VRTX
869 CALL FAR PTR TXRDY
870 JMP EXT
871 MOV PROTOCOL_STAT,CASE_2
872
873 SETFLAGG:
874 MOV AX,UI_TXRDY
875 INT VRTX ;call VRTX
876 CMP AX,0 ;return code OK?
877 JNZ EXT ;if not, exit
878
879 ;*** call driver to transmit character ***
880 CALL FAR PTR TXRDY ;go to transmit it
881
882 ;*** exit system mode ***
883
884 EXT: MOV AX,UI_EXIT ;exit
885 INT VRTX ;call VRTX-- VRTX restores AX
886
887 CHAR_TRANS ENDP
888
889 TXRDY PUBLIC TXRDY
890 PROC FAR
891 MOV AL,CH ;get character
892 OUT UART_DATA,AX ;send the char. to the output register
893 RET ;return to whoever called
894 ENDP
895
896 ;
897 ;
898 ; This is the polled- downloading routine. This operates with inter-
899 ; rupts turned off, so as to avoid possible data transmission errors and to
900 ; improve the speed of transmission. When the transfer is complete, inter-
901 ; rupts are turned back on.
902 ;
903 ;

```

```

00D8
00D8 50
00D9 80 3E 0000 R 00
00DE 75 0D
00E0 B8 0014
00E3 CD 20
00E5 9A 0106 ---- R
00EA EB 15 90
00ED C6 06 0000 R 02
00F2 B8 0014
00F5 CD 20
00F7 3D 0000
00FA 75 05
00FC 9A 0106 ---- R
0101 B8 0011
0104 CD 20
0106
0106 8A C5
0106 E7 30
010A CB
010B

```

```

958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011

0019 B5 3E
001B B8 000E
001E CD 20

0020 2B C9
0022 2B D2

0024 B8 000D
0027 CD 20

0029 B8 0008
002C CD 20

002E EB F4
0030

0030

0030 B8 0000 R
0033 B8 ---- R
0036 8E C0

0038 2B C9
003A 2B D2

;*** output a ">" prompt to CRT ***
MOV CH,PROMPT ;get a ">"
MOV AX,SC_PUTC ;put the char. in mailbox
INT VRTX ;call VRTX
;*** clear message registers ***
SUB CX,CX ;clear CX (message word 1)
SUB DX,DX ;clear DX (message word 2)
;*** get a character from the CRT ***
MOV AX,SC_GETC ;get a character
INT VRTX ;call VRTX
;*** post character in mailbox ***
MOV AX,SC_POST ;post it
INT VRTX ;call VRTX
;*** go to get next character ***
JMP GETC
ENDP

MAIN
GETC:
;*****
; This task picks up the character to be printed from the mailbox and
; then outputs it to the CRT. It makes the following call: SC_PEND:
ENTRY:
AX = SC_PEND (0009H)
CX = time-out value (low-order word)
DX = time-out value (high-order word)
ES:BX = address of mailbox
EXIT:
AX = return code
CX = message (low-order word)
DX = message (high-order word)
;*****

TASK PROC NEAR
;*** set up mailbox context ***
MOV BX,OFFSET MBOX ;get mailbox offset
MOV AX,SEG MBOX ;get mailbox segment
MOV ES,AX ;put segment in ES
;*** pend to get character from mailbox ***
SUB CX,CX ;no timeout
SUB DX,DX ;no timeout

```

Segments and groups:

Name			Size	align	combine class
BSP_CODE			0117	BYTE	PUBLIC 'BSP_CO'
CPTBL			0030	PARA	NONE 'DATA'
CODE			0048	PARA	NONE 'CODE'
MAIL			0004	PARA	NONE 'DATA'
STACK_SEG			0200	PARA	NONE
TCONFIG			0038	PARA	NONE 'DATA'
VEC_TBL			01FA	PARA	NONE 'VECTOR'

Symbols:

Name	Type	Value	Attr
BRSR_ADDR	Number	0036	
BRSP_CTRL	Number	0086	
CASE_0	Number	0000	
CASE_1	Number	0001	
CASE_2	Number	0002	
CHANNELS	Number	0001	
CHAR_REC	F PROC	008F	BSP_CODE Length = 0049
CHAR_TRANS	F PROC	00D8	BSP_CODE Length = 002E
CHECK_XON	L NEAR	00AC	BSP_CODE
CLOCK_INT	F PROC	0054	BSP_CODE Length = 0010
DNDL	F PROC	010B	BSP_CODE Length = 000C
ENTRY	L NEAR	0001	
ER_BUF	Number	0007	
ER_INIT	Number	000F	
ER_MIU	Number	0005	
ER_NCP	Number	0010	
ER_TCB	Number	0002	
ER_TID	Number	0001	
ER_THO	Number	000A	
ER_ZMW	Number	0006	
EXT	L NEAR	0101	
GETC	L NEAR	0024	BSP_CODE
ICW1	Number	0017	CODE
ICW2	Number	0000	
ICW4	Number	001F	
INIT	F PROC	0001	BSP_CODE Length = 0041
IO_TOGGLE	Number	001B	
ISSUE_TO_VRTX	L NEAR	00C9	BSP_CODE
MAIN	N PROC	0000	CODE Global Length = 0030
MBOX	L DWORD	0000	MAIL
MCR_ADDR	Number	0034	
MCR_CTRL	Number	0006	
OCW1	Number	0000	
PENDC	L NEAR	0038	CODE
PIC_HI_ADDR	Number	0022	
PIC_INIT	F PROC	0064	BSP_CODE Length = 0016
PIC_LO_ADDR	Number	0020	
PIT_0_ADDR	Number	0042	

	({					F	rod	- .77	4-M	87 f	: rr :	' mbof'
--	---	--	---	--	--	--	--	---	-----	-------	-----	------	--------	---------

Warning Severe
Errors Errors
0 0

ORIGINAL PAGE IS
OF POOR QUALITY

OUTPUT FILE: SUPPORT_V2.LNK


INVOKED BY:
FSLINK SUPPORT_V2

Processing input file SUPPORT_V2
Processing input file SUPPORT_V2

.....NAME.....	KIND OF OBJECT	FIRST DEFINITION/USE
A	MODULE	
TAB	PUBLIC	A
SUPPORT_V2	FILE	
BSP_CODE	CLASS	
	SEGMENT	A
TABL	PUBLIC	A
DATA	CLASS	
CODE	CLASS	
	SEGMENT	A
MAIN	PUBLIC	A
STACK_SEG	SEGMENT	A
VEC_TBL	SEGMENT	A
MAIL	SEGMENT	A
VECTOR	CLASS	
CFTBL	SEGMENT	A
TXRDY	PUBLIC	A
TCONFIG	SEGMENT	A
TBL	PUBLIC	A

END OF MAP

ORIGINAL PAGE IS
OF POOR QUALITY



THE UNIVERSITY OF MICHIGAN

MEMORANDUM

September 18, 1990

MEMO TO: Advanced Langmuir Probe Project File (#021546)

FROM: B. P. Block

SUBJECT: Report on the Implementation of a High Frequency Switching
Power Converter for the Advanced Langmuir ProbeIntroduction

The static Langmuir probe technique, as it has been adapted for the measurement of the characteristics of ionospheric plasmas, employs a cylindrical collector that is immersed in the plasma and electrically stepped through a range of applied voltage relative to the spacecraft (and plasma). A resultant current is induced in the collector and subsequently measured by a sensitive electrometer, allowing plasma density and temperature to be deduced from the familiar volt-ampere curve. The electrometer and applied voltage generator circuitry may be configured in a variety of topologies depending upon the nature of the measurement and the requirements of the particular space vehicle. Most Langmuir probe instruments built at this laboratory have used a configuration in which the electrometer circuitry is biased (or floating) atop the applied voltage (V_A). This approach was no doubt originally adopted because it leads to a simplification in the V_A generator circuitry, which can operate against spacecraft ground, and because it allows the cylindrical probe to be connected directly to the electrometer input. These instruments however have shared a problem associated with this topology: the adverse effects of switching power converter noise currents introduced into the V_A -probe-plasma loop by the floating electrometer power supply. The focus of this part of the Advanced Langmuir Probe study conducted under NASA grant NAG5-419 has been to design, fabricate and test the electronics and software for reducing the effects of these noise currents to a level at which

they have no sensible effect on the measurement. This report describes the design of this system and discusses some of the results obtained.

The Effect of Induced Noise in the V_A -Probe-Plasma Loop

A simplified view of the electrometer and voltage generator in their traditional configuration is shown in Figure 1. The floating electrometer requires supply voltages that are separate from those of the V_A generator and control logic; these floating potentials are generally derived from separate secondaries on the main DC-DC power converter. These supplies are not shown for the sake of simplicity, but the noise currents that they induce through primary-secondary capacitive coupling are shown as current source I_{PSN} .




Figure 1. Electrometer and V_A Generator Concept

Even though considerable care is exercised in reducing stray capacitive coupling from the primary winding to the floating windings through use of

Faraday shielding and other techniques, noise currents at the converter frequency (generally in the range of several tens of kiloHertz) and its harmonics are inevitably coupled, directly or indirectly, into the floating electrometer circuitry. These currents are illustrated as I_{n1} and I_{n2} . If the output impedance of the V_A generator could be made zero, or at least very small with respect to the plasma impedance, the switching noise currents I_{n1} would be shunted through the generator without perturbing the applied potential. However, practical fed-back voltage generators, which are capable of developing precise applied potentials, will always have finite output impedances as indicated by $Z_0(f)$ in Figure 1. Noise currents (at the frequency of the switching power supply) in the microampere range are quite capable of inducing voltages in the range of many millivolts, causing substantial errors in the observed plasma current. A second current path exists through the distributed capacitance between the electrometer shield, which can be extensive, and the secondary ground. The impedance of this path, purely capacitive, is generally large with respect to that of the V_A generator in the new configuration, and the effects of this current can be neglected in the following discussion.

The effect of I_{n1} as shown is to introduce a momentary voltage offset, indistinguishable from a step change in V_A , into the V_A -probe-plasma loop. In earlier versions of the Langmuir probe instrument, the response time of the electrometer amplifier to an impulse of applied voltage was considerably slower than the duration of the current transient produced by the above-discussed mechanism. Consequently, no adverse effect on the operation of the electrometer was observed. But the response time of the high-speed electrometer implemented under this Grant (and discussed in a previous report)¹ is significantly faster than earlier versions and is well within the range of transient pulse widths. These effects are most egregious in the electron retardation region, precisely that part of the volt-ampere curve where accurate temperature measurements must be made. That the effect is most prominent in this region is obvious from the fact that the conductance of the plasma ($\partial I_{\text{plasma}}/\partial V_A$) is largest in this area.

¹ B. P. Block, "Report on the Implementation and Performance of an Improved Langmuir Probe Amplifier", internal memorandum 86-002, Space Physics Research Laboratory, University of Michigan, Ann Arbor, February 13, 1986.

Indeed, a recovery period of about 800 microseconds is required after each transient, which can be seen from measured data.² This recovery time coupled with recovery due to overload and saturation of the electrometer amplifier encountered during step changes in V_A lead to slow and imprecise measurements of the plasma characteristics.

A High-Frequency Floating Power Converter

One solution to this dilemma, and the approach taken in this study, implements a high-frequency power converter whose fundamental frequency is several times that of the bandwidth of the current amplifier. A schematic diagram of the converter is shown in Figure 2. This converter could be implemented in a number of technologies, such as simple pulse width modulation or resonant mode conversion; however, a current-mode design was chosen for the sake of lightness and simplicity. The converter operates at approximately 450 kHz, which is a factor of two higher than the measured 3-dB bandwidth of the fastest (and least sensitive) electrometer current range. The converter derives primary power from +28 volts, but could operate from supplies as low as 10 volts. The controller microchip, U1, is designed for high-frequency current-mode operation and drives Q1, a power MOSFET, directly. The transformer, T1, is wound on an RM6-style ferrite pot core, Siemens B65807-C-R47. High-frequency signal diodes are used for secondary rectification. Voltage regulation is obtained by a tightly-coupled secondary whose voltage is rectified and fed-back to the error amplifier in U1. The design is straightforward, presenting little difficulty in the way of test and operation. No attempt was made to electrostatically isolate the secondary from the primary windings.

Observed Results

A conceptual view of the floating electrometer and V_A generator (to be discussed in a separate memorandum) are shown in Figure 3. Earlier tests of this system were conducted with the floating electrometer operated from a commercial DC-DC converter (at 60 kHz). The results were

² Ibid., Figure 6a, p. 14.

dramatic. A careful examination of the electrometer preamplifier output (at maximum sensitivity), operated in the electron retardation region of a dummy plasma and observed on a differential oscilloscope to remove V_A , revealed no trace of the floating converter fundamental or its harmonics. It was decided to measure the output of the preamplifier to a precision greater than that afforded by the internal A/D converter, which possesses a resolution of ± 1 part in 4096. For this purpose, a Hewlett-Packard 3458A digital multimeter with a resolution of 6.5 decimal digits was chosen. A variety of high value resistors in the several hundred megohm range were chosen to provide large plasma impedances. These resistors were placed in a specially designed, shielded box to prevent extraneous noise pickup. The imposed voltage was delivered by the V_A generator.

Finally, software was written for the Advanced Langmuir Probe Dedicated Processor and bench check computer³. This software allows the user to sweep the V_A generator over its entire range while selecting the size of each voltage step. The software queries the digital multimeter for the value of the electrometer output voltage and records the two values, voltage step and output current. This has been done over the four preamplifier ranges and with a variety of step sizes. The data were plotted in graphical form and are presented in the Appendix.

Before characterizing the response of the electrometer preamplifier, a series of linearity checks were run on the V_A generator. These data are summarized in Figures A1 and A2. No departure from 16-bit differential linearity was observed.

The conditions under which switching converter noise might identify itself are evidenced in Figure A3 and A4. Here the simulated plasma impedance is large (1000 Megohms). Earlier curves taken under these conditions with the commercial low-frequency power converter were showed large departures from the linear on both the full and reduced ranges. As one can see, no noise is discernable in any part of the voltage

³ B. P. Block, "Report on the Implementation of a Dedicated Processor for the Advanced Langmuir Probe", internal memorandum 87-008, Space Physics Research Laboratory, University of Michigan, Ann Arbor, June 4, 1987.

sweep. Likewise, the remaining ranges at lower sensitivities yield no noticeable scatter.

Conclusion

Thus it is demonstrated that the effect of switching noise in the floating power converter can be reduced to a level in which it plays no part in the measurement. In fact, we have returned to the case of the earlier Langmuir probe instruments, in which the electrometer response time was slower than the perturbing impulse. A note of caution should be sounded, because in all cases the plasma itself is subjected to an impure applied voltage, even if the instrument itself is unable to respond to the effects of such a perturbation. The plasma, possessing a non-linear volt-ampere characteristic, is of course not immune to such high frequency waveforms, and as such introduces some uncertainty, however small, into the measurement.

Additional Figures





Figure 2. Floating Electrometer Power Supply



ENGINEER	B. P. BLOCK	DRAFTSMAN	6-17-88
SPACE PHYSICS RESEARCH LABORATORY		CONCEPT DRAWING	
COLLEGE OF ENGINEERING		ELECTROMETER AND VA GENERATOR	
UNIVERSITY OF MICHIGAN		ADVANCED LANGMUIR PROBE	
ANN ARBOR, MICHIGAN		B-E8377	
LAST USED		DATE	

Figure 3. Concept Drawing, Electrometer and VA Generator

Memo to ALP Project File (#021546), September 18, 1990

page 10

Appendix

VA Generator Transfer Function




Figure A1. V_A Transfer Function, Full Range

VA Generator Transfer Function

Y




Figure A2. V_A Transfer Function, Reduced Range

Preamp Range 0 ($R = 1000\text{ M}\Omega$)




Figure A3. Preamp Range 0, Full Range ($R=1000\text{M}$)

Preamp Range 0 ($R = 1000 \text{ M}\Omega$)




Figure A4. Preamp Range 0, Reduced Range ($R=1000\text{M}$)

Preamp Range 4 (R=70M)

Y




Figure A5. Preamp Range 4, Full Range (R=70M)

Preamp Range 4 (R = 70 M Ω)

Y




Figure A6. Preamp Range 4, Reduced Range (R=70M)

Preamp Range 6

(R=4.132M)

Y




Figure A7. Preamp Range 6, Full Range (R=4.132M)

Preamp Range 6 ($R = 4.132 \text{ M}\Omega$)




Figure A8. Preamp Range 6, Reduced Range ($R=4.132\text{M}$)

Preamp Range 7

R = 450.4 K (2)

Y




Figure A9. Preamp Range 7, Full Range (R=450.4K)